{"id":"https://openalex.org/W4214901488","doi":"https://doi.org/10.1109/tcsi.2022.3151920","title":"Low-Variance Memristor-Based Multi-Level Ternary Combinational Logic","display_name":"Low-Variance Memristor-Based Multi-Level Ternary Combinational Logic","publication_year":2022,"publication_date":"2022-03-02","ids":{"openalex":"https://openalex.org/W4214901488","doi":"https://doi.org/10.1109/tcsi.2022.3151920"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3151920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3151920","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100326102","display_name":"Xiaoyuan Wang","orcid":"https://orcid.org/0000-0003-0865-7827"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiao-Yuan Wang","raw_affiliation_strings":["School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063825845","display_name":"Chuan-Tao Dong","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chuan-Tao Dong","raw_affiliation_strings":["School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040443096","display_name":"Pengfei Zhou","orcid":"https://orcid.org/0000-0003-2181-3804"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng-Fei Zhou","raw_affiliation_strings":["School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019254108","display_name":"Sanjoy Kumar Nandi","orcid":"https://orcid.org/0000-0003-3453-074X"},"institutions":[{"id":"https://openalex.org/I118347636","display_name":"Australian National University","ror":"https://ror.org/019wvm592","country_code":"AU","type":"education","lineage":["https://openalex.org/I118347636"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sanjoy Kumar Nandi","raw_affiliation_strings":["Department of Materials Physics, Research School of Physics, The Australian National University, Canberra, ACT, Australia"],"affiliations":[{"raw_affiliation_string":"Department of Materials Physics, Research School of Physics, The Australian National University, Canberra, ACT, Australia","institution_ids":["https://openalex.org/I118347636"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077338340","display_name":"Shimul Kanti Nath","orcid":"https://orcid.org/0000-0002-6302-067X"},"institutions":[{"id":"https://openalex.org/I118347636","display_name":"Australian National University","ror":"https://ror.org/019wvm592","country_code":"AU","type":"education","lineage":["https://openalex.org/I118347636"]},{"id":"https://openalex.org/I177877127","display_name":"The University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Shimul Kanti Nath","raw_affiliation_strings":["Department of Materials Physics, Research School of Physics, The Australian National University, Canberra, ACT, Australia","Department of Electrical, Electronic and Computer Engineering, School of Engineering, The University of Western Australia, Crawley, WA, Australia"],"affiliations":[{"raw_affiliation_string":"Department of Materials Physics, Research School of Physics, The Australian National University, Canberra, ACT, Australia","institution_ids":["https://openalex.org/I118347636"]},{"raw_affiliation_string":"Department of Electrical, Electronic and Computer Engineering, School of Engineering, The University of Western Australia, Crawley, WA, Australia","institution_ids":["https://openalex.org/I177877127"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045216846","display_name":"R. G. Elliman","orcid":"https://orcid.org/0000-0002-1304-4219"},"institutions":[{"id":"https://openalex.org/I118347636","display_name":"Australian National University","ror":"https://ror.org/019wvm592","country_code":"AU","type":"education","lineage":["https://openalex.org/I118347636"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Robert G. Elliman","raw_affiliation_strings":["Department of Materials Physics, Research School of Physics, The Australian National University, Canberra, ACT, Australia"],"affiliations":[{"raw_affiliation_string":"Department of Materials Physics, Research School of Physics, The Australian National University, Canberra, ACT, Australia","institution_ids":["https://openalex.org/I118347636"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017703480","display_name":"Herbert Ho\u2010Ching Iu","orcid":"https://orcid.org/0000-0002-0687-4038"},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"The University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Herbert Ho-Ching Iu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, The University of Western Australia, Crawley, WA, Australia"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, The University of Western Australia, Crawley, WA, Australia","institution_ids":["https://openalex.org/I177877127"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015683783","display_name":"Sung-Mo Kang","orcid":"https://orcid.org/0000-0001-8424-3410"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung-Mo Kang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Santa Cruz, Santa Cruz, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077867821","display_name":"Jason K. Eshraghian","orcid":"https://orcid.org/0000-0002-5832-4054"},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"The University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["AU","US"],"is_corresponding":false,"raw_author_name":"Jason K. Eshraghian","raw_affiliation_strings":["College of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","Department of Computer Science and Software Engineering, The University of Western Australia, Crawley, WA, Australia"],"affiliations":[{"raw_affiliation_string":"College of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Department of Computer Science and Software Engineering, The University of Western Australia, Crawley, WA, Australia","institution_ids":["https://openalex.org/I177877127"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5100326102"],"corresponding_institution_ids":["https://openalex.org/I50760025"],"apc_list":null,"apc_paid":null,"fwci":2.8534,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.90993364,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"69","issue":"6","first_page":"2423","last_page":"2434"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.7185778021812439},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.6237882971763611},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5578979849815369},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.511709451675415},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4970095455646515},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47645998001098633},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4703797399997711},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4696922302246094},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4647860527038574},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44632571935653687},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39134007692337036},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3683817386627197},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3313354253768921},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.32491886615753174},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21810680627822876},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19704097509384155},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1746443808078766}],"concepts":[{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.7185778021812439},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.6237882971763611},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5578979849815369},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.511709451675415},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4970095455646515},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47645998001098633},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4703797399997711},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4696922302246094},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4647860527038574},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44632571935653687},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39134007692337036},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3683817386627197},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3313354253768921},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.32491886615753174},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21810680627822876},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19704097509384155},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1746443808078766},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2022.3151920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3151920","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:publications/55559785-691e-493a-bd86-41e56b4f3df8","is_oa":false,"landing_page_url":"https://research-repository.uwa.edu.au/en/publications/55559785-691e-493a-bd86-41e56b4f3df8","pdf_url":null,"source":{"id":"https://openalex.org/S4306402523","display_name":"UWA Profiles and Research Repository (University of Western Australia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177877127","host_organization_name":"The University of Western Australia","host_organization_lineage":["https://openalex.org/I177877127"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wang, X-Y, Dong, C-T, Zhou, P-F, Nandi, S K, Nath, S K, Elliman, R G, Iu, H H-C, Kang, S-M & Eshraghian, J K 2022, 'Low-Variance Memristor-Based Multi-Level Ternary Combinational Logic', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 69, no. 6, pp. 2423-2434. https://doi.org/10.1109/TCSI.2022.3151920","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[{"id":"https://openalex.org/G1987843735","display_name":null,"funder_award_id":"61871429","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6329393148","display_name":null,"funder_award_id":"LP150100693","funder_id":"https://openalex.org/F4320334704","funder_display_name":"Australian Research Council"},{"id":"https://openalex.org/G6509086069","display_name":null,"funder_award_id":"LY18F010012","funder_id":"https://openalex.org/F4320338464","funder_display_name":"Natural Science Foundation of Zhejiang Province"}],"funders":[{"id":"https://openalex.org/F4320316029","display_name":"Forrest Research Foundation","ror":null},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320334704","display_name":"Australian Research Council","ror":"https://ror.org/05mmh0f86"},{"id":"https://openalex.org/F4320338464","display_name":"Natural Science Foundation of Zhejiang Province","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":51,"referenced_works":["https://openalex.org/W1597620877","https://openalex.org/W2004782555","https://openalex.org/W2005010600","https://openalex.org/W2016922062","https://openalex.org/W2018735115","https://openalex.org/W2025674646","https://openalex.org/W2027526983","https://openalex.org/W2056507634","https://openalex.org/W2060128588","https://openalex.org/W2075056947","https://openalex.org/W2081729575","https://openalex.org/W2117489143","https://openalex.org/W2129936377","https://openalex.org/W2149380925","https://openalex.org/W2169245181","https://openalex.org/W2323536052","https://openalex.org/W2339074292","https://openalex.org/W2560615381","https://openalex.org/W2738894409","https://openalex.org/W2781760381","https://openalex.org/W2802287909","https://openalex.org/W2885639779","https://openalex.org/W2894968500","https://openalex.org/W2916828022","https://openalex.org/W2942061430","https://openalex.org/W2960778947","https://openalex.org/W2965806839","https://openalex.org/W2974230004","https://openalex.org/W2998758749","https://openalex.org/W2999474720","https://openalex.org/W3004300334","https://openalex.org/W3014780561","https://openalex.org/W3038129536","https://openalex.org/W3040302020","https://openalex.org/W3041090558","https://openalex.org/W3048835310","https://openalex.org/W3097855118","https://openalex.org/W3102300455","https://openalex.org/W3105519428","https://openalex.org/W3111694349","https://openalex.org/W3134847006","https://openalex.org/W3138961207","https://openalex.org/W3177093730","https://openalex.org/W3191419934","https://openalex.org/W3201870057","https://openalex.org/W3213168237","https://openalex.org/W3214696084","https://openalex.org/W4205281504","https://openalex.org/W4210735738","https://openalex.org/W4250358405","https://openalex.org/W6725628175"],"related_works":["https://openalex.org/W2072840391","https://openalex.org/W818963952","https://openalex.org/W1939541994","https://openalex.org/W2039140951","https://openalex.org/W2157277696","https://openalex.org/W2018106661","https://openalex.org/W1851795671","https://openalex.org/W2125277664","https://openalex.org/W1591214607","https://openalex.org/W4240821575"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,69,84,88,92,96],"series":[4],"of":[5,23,36,72,83,118,155],"multi-stage":[6],"hybrid":[7],"memristor-CMOS":[8],"ternary":[9,52,85,89,93,97],"combinational":[10],"logic":[11,25,31,53,153],"stages":[12,46,73,120],"that":[13,38],"are":[14,26,102],"optimized":[15],"for":[16,170],"reducing":[17],"silicon":[18],"area":[19],"occupation.":[20],"Prior":[21],"demonstrations":[22],"memristive":[24,177],"typically":[27],"constrained":[28],"to":[29,33,76,139,174],"single-stage":[30],"due":[32],"the":[34,81,107,176],"variety":[35],"challenges":[37],"affect":[39],"device":[40],"performance.":[41,142],"Noise":[42],"accumulation":[43],"across":[44],"subsequent":[45],"can":[47,65],"be":[48],"amortized":[49],"by":[50],"integrating":[51],"gates,":[54],"thus":[55,137],"enabling":[56],"higher":[57],"density":[58,150],"data":[59,149],"transmission,":[60],"where":[61],"more":[62],"complex":[63],"computation":[64],"take":[66],"place":[67],"within":[68],"smaller":[70],"number":[71],"when":[74],"compared":[75],"single-bit":[77],"computation.":[78],"We":[79,143],"present":[80],"design":[82],"half":[86],"adder,":[87,91],"full":[90],"multiplier,":[94],"and":[95,113,136],"magnitude":[98],"comparator.":[99],"These":[100],"designs":[101],"simulated":[103],"in":[104,148,151],"SPICE":[105],"using":[106,121],"broadly":[108],"accessible":[109],"Knowm":[110],"memristor":[111,130],"model,":[112],"we":[114],"perform":[115],"experimental":[116],"validation":[117],"individual":[119],"an":[122,146],"in-house":[123],"fabricated":[124],"Si-doped":[125],"HfO":[126],"<sub":[127],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[128,158],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">x</sub>":[129],"which":[131,167],"exhibits":[132],"low":[133],"cycle-to-cycle":[134],"variation,":[135],"contributes":[138],"robust":[140],"long-term":[141],"ultimately":[144],"show":[145],"improvement":[147],"each":[152],"block":[154],"between":[156],"<inline-formula":[157],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[159],"<tex-math":[160],"notation=\"LaTeX\">$5.2\\times":[161],"-":[162],"17.3\\times":[163],"$":[164],"</tex-math></inline-formula>":[165],",":[166],"also":[168],"accounts":[169],"intermediate":[171],"voltage":[172],"buffering":[173],"alleviate":[175],"loading":[178],"problem.":[179]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":4}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}