{"id":"https://openalex.org/W4205281504","doi":"https://doi.org/10.1109/tcsi.2022.3141087","title":"FPGA Synthesis of Ternary Memristor-CMOS Decoders for Active Matrix Microdisplays","display_name":"FPGA Synthesis of Ternary Memristor-CMOS Decoders for Active Matrix Microdisplays","publication_year":2022,"publication_date":"2022-01-19","ids":{"openalex":"https://openalex.org/W4205281504","doi":"https://doi.org/10.1109/tcsi.2022.3141087"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3141087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3141087","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100326102","display_name":"Xiaoyuan Wang","orcid":"https://orcid.org/0000-0003-0865-7827"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiao-Yuan Wang","raw_affiliation_strings":["School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079974235","display_name":"Zhiru Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhi-Ru Wu","raw_affiliation_strings":["School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040443096","display_name":"Pengfei Zhou","orcid":"https://orcid.org/0000-0003-2181-3804"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng-Fei Zhou","raw_affiliation_strings":["School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017703480","display_name":"Herbert Ho\u2010Ching Iu","orcid":"https://orcid.org/0000-0002-0687-4038"},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"The University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Herbert Ho-Ching Iu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, The University of Western Australia, Crawley, WA, Australia"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, The University of Western Australia, Crawley, WA, Australia","institution_ids":["https://openalex.org/I177877127"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015683783","display_name":"Sung-Mo Kang","orcid":"https://orcid.org/0000-0001-8424-3410"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung-Mo Kang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Santa Cruz, Santa Cruz, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077867821","display_name":"Jason K. Eshraghian","orcid":"https://orcid.org/0000-0002-5832-4054"},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"The University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["AU","US"],"is_corresponding":false,"raw_author_name":"Jason K. Eshraghian","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","Department of Computer Science and Software Engineering, The University of Western Australia, Crawley, WA, Australia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Department of Computer Science and Software Engineering, The University of Western Australia, Crawley, WA, Australia","institution_ids":["https://openalex.org/I177877127"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100326102"],"corresponding_institution_ids":["https://openalex.org/I50760025"],"apc_list":null,"apc_paid":null,"fwci":1.2928,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.78439466,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"69","issue":"9","first_page":"3501","last_page":"3511"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6703817844390869},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.6502987742424011},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.650154709815979},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6251626014709473},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6075330972671509},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49318116903305054},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.45037567615509033},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3915309011936188},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37735041975975037},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19227290153503418},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14263612031936646}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6703817844390869},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.6502987742424011},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.650154709815979},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6251626014709473},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6075330972671509},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49318116903305054},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.45037567615509033},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3915309011936188},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37735041975975037},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19227290153503418},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14263612031936646}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2022.3141087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3141087","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:publications/b0f9a982-d47e-455f-97db-9a444204512d","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=85123359149&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306402492","display_name":"UWA Profiles and Research Repository (UWA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177877127","host_organization_name":"The University of Western Australia","host_organization_lineage":["https://openalex.org/I177877127"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Wang , X Y , Wu , Z R , Zhou , P F , Iu , H H C , Kang , S M & Eshraghian , J K 2022 , ' FPGA Synthesis of Ternary Memristor-CMOS Decoders for Active Matrix Microdisplays ' , IEEE Transactions on Circuits and Systems I: Regular Papers , vol. 69 , no. 9 , pp. 3501-3511 . https://doi.org/10.1109/TCSI.2022.3141087","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1987843735","display_name":null,"funder_award_id":"61871429","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6509086069","display_name":null,"funder_award_id":"LY18F010012","funder_id":"https://openalex.org/F4320338464","funder_display_name":"Natural Science Foundation of Zhejiang Province"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320338464","display_name":"Natural Science Foundation of Zhejiang Province","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W1597620877","https://openalex.org/W1986523137","https://openalex.org/W1998877471","https://openalex.org/W2004782555","https://openalex.org/W2025674646","https://openalex.org/W2062842385","https://openalex.org/W2068164598","https://openalex.org/W2075056947","https://openalex.org/W2081729575","https://openalex.org/W2107845634","https://openalex.org/W2301435817","https://openalex.org/W2339074292","https://openalex.org/W2738894409","https://openalex.org/W2781760381","https://openalex.org/W2786159202","https://openalex.org/W2801134204","https://openalex.org/W2802287909","https://openalex.org/W2889183068","https://openalex.org/W2889491624","https://openalex.org/W2894968500","https://openalex.org/W2916445458","https://openalex.org/W2942061430","https://openalex.org/W2960778947","https://openalex.org/W2965730488","https://openalex.org/W2965806839","https://openalex.org/W2966187992","https://openalex.org/W2970359674","https://openalex.org/W2974230004","https://openalex.org/W2998867932","https://openalex.org/W3002756347","https://openalex.org/W3006230808","https://openalex.org/W3011273680","https://openalex.org/W3038129536","https://openalex.org/W3041090558","https://openalex.org/W3048835310","https://openalex.org/W3088895496","https://openalex.org/W3089558791","https://openalex.org/W3091018873","https://openalex.org/W3095352308","https://openalex.org/W3097855118","https://openalex.org/W3105519428","https://openalex.org/W3111694349","https://openalex.org/W3131392744","https://openalex.org/W3201870057","https://openalex.org/W3213168237","https://openalex.org/W4248589643","https://openalex.org/W4250358405","https://openalex.org/W6725628175","https://openalex.org/W6759773107","https://openalex.org/W6773716180"],"related_works":["https://openalex.org/W2035017065","https://openalex.org/W2105831835","https://openalex.org/W2015297467","https://openalex.org/W2094066961","https://openalex.org/W2323645878","https://openalex.org/W3049246456","https://openalex.org/W4241208885","https://openalex.org/W2159731583","https://openalex.org/W4242780158","https://openalex.org/W2767118459"],"abstract_inverted_index":{"The":[0],"search":[1],"for":[2,58,138,146],"a":[3,55,73,79,89,99,120,134,160,165,198],"compatible":[4],"application":[5],"of":[6,38,159,162,173,177,191],"memristor-CMOS":[7,52,141],"logic":[8,53,61,131],"gates":[9],"has":[10],"remained":[11],"elusive,":[12],"as":[13],"the":[14,41,103,170,186],"data":[15,157,203],"density":[16,32,158,204],"benefits":[17],"are":[18,85,96,105,175],"offset":[19],"by":[20,164],"slow":[21,188],"switching":[22,171],"speeds":[23],"and":[24,71,78,102,149],"resistive":[25],"dissipation.":[26],"Active":[27],"microdisplays":[28,193],"typically":[29],"prioritize":[30],"pixel":[31],"(and":[33],"therefore":[34],"resolution)":[35],"over":[36,205],"that":[37],"speed,":[39],"where":[40],"most":[42],"widely":[43],"used":[44,86],"refresh":[45,189],"rates":[46,190],"fall":[47],"between":[48,167],"25\u2013240":[49],"Hz.":[50],"Therefore,":[51],"is":[54],"promising":[56],"fit":[57],"peripheral":[59],"I/O":[60],"in":[62,98,125,156,183],"active":[63],"matrix":[64],"displays.":[65],"In":[66],"this":[67,195],"paper,":[68],"we":[69],"design":[70],"implement":[72],"ternary":[74,80,121],"1\u20133":[75],"line":[76,82],"decoder":[77,83],"2\u20139":[81],"which":[84,118,201],"to":[87,130,180,196],"program":[88],"seven":[90],"segment":[91],"LED":[92],"display.":[93],"SPICE":[94,151],"simulations":[95],"conducted":[97],"50-nm":[100],"process,":[101],"decoders":[104,163],"synthesized":[106],"on":[107],"an":[108,154],"Altera":[109],"Cyclone":[110],"IV":[111],"field-programmable":[112],"gate":[113],"array":[114],"(FPGA)":[115],"development":[116],"board":[117],"implements":[119],"memristor":[122],"model":[123],"designed":[124],"Quartus":[126],"II.":[127],"Our":[128],"approach":[129],"synthesis":[132],"demonstrates":[133],"potential":[135],"way":[136],"forward":[137],"simulating":[139],"large-scale":[140],"circuits":[142],"without":[143],"embedded":[144],"RRAM":[145],"functional":[147],"verification,":[148],"our":[150],"results":[152],"show":[153],"improvement":[155],"variety":[161],"factor":[166],"3.6-8.5.":[168],"While":[169],"speed":[172],"memristors":[174],"one":[176],"several":[178],"bottlenecks":[179],"using":[181],"them":[182],"combinational":[184],"logic,":[185],"comparatively":[187],"typical":[192],"indicate":[194],"be":[197],"tolerable":[199],"trade-off,":[200],"promotes":[202],"speed.":[206]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":6}],"updated_date":"2026-04-14T08:04:32.555800","created_date":"2025-10-10T00:00:00"}