{"id":"https://openalex.org/W4205681826","doi":"https://doi.org/10.1109/tcsi.2021.3138139","title":"AMPS: An Automated Mesochronous Pipeline Scheduler and Design Space Explorer for High Performance Digital Circuits","display_name":"AMPS: An Automated Mesochronous Pipeline Scheduler and Design Space Explorer for High Performance Digital Circuits","publication_year":2022,"publication_date":"2022-01-10","ids":{"openalex":"https://openalex.org/W4205681826","doi":"https://doi.org/10.1109/tcsi.2021.3138139"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3138139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3138139","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045551458","display_name":"Fateme Sadat Ayatollahi","orcid":null},"institutions":[{"id":"https://openalex.org/I119025939","display_name":"Shahed University","ror":"https://ror.org/01e8ff003","country_code":"IR","type":"education","lineage":["https://openalex.org/I119025939"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Fateme Sadat Ayatollahi","raw_affiliation_strings":["Department of Computer Engineering, Shahed University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Shahed University, Tehran, Iran","institution_ids":["https://openalex.org/I119025939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036799779","display_name":"M. B. Ghaznavi\u2010Ghoushchi","orcid":"https://orcid.org/0000-0001-7026-9476"},"institutions":[{"id":"https://openalex.org/I119025939","display_name":"Shahed University","ror":"https://ror.org/01e8ff003","country_code":"IR","type":"education","lineage":["https://openalex.org/I119025939"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. B. Ghaznavi-Ghoushchi","raw_affiliation_strings":["Department of Electrical Engineering, Shahed University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Shahed University, Tehran, Iran","institution_ids":["https://openalex.org/I119025939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026017152","display_name":"Naser Mohammadzadeh","orcid":"https://orcid.org/0000-0002-7682-3455"},"institutions":[{"id":"https://openalex.org/I119025939","display_name":"Shahed University","ror":"https://ror.org/01e8ff003","country_code":"IR","type":"education","lineage":["https://openalex.org/I119025939"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Naser Mohammadzadeh","raw_affiliation_strings":["Department of Computer Engineering, Shahed University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Shahed University, Tehran, Iran","institution_ids":["https://openalex.org/I119025939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007481674","display_name":"Seyedeh Fatemeh Ghamkhari","orcid":null},"institutions":[{"id":"https://openalex.org/I119025939","display_name":"Shahed University","ror":"https://ror.org/01e8ff003","country_code":"IR","type":"education","lineage":["https://openalex.org/I119025939"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Seyedeh Fatemeh Ghamkhari","raw_affiliation_strings":["Department of Electrical Engineering, Shahed University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Shahed University, Tehran, Iran","institution_ids":["https://openalex.org/I119025939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045551458"],"corresponding_institution_ids":["https://openalex.org/I119025939"],"apc_list":null,"apc_paid":null,"fwci":0.8294,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.69928288,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"69","issue":"4","first_page":"1681","last_page":"1692"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7594603300094604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7504489421844482},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6395381689071655},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5403973460197449},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.49654704332351685},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4914015531539917},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45984092354774475},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.4178752303123474},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.41518110036849976},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40618735551834106},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39281371235847473},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3149293065071106},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15304577350616455},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1313963234424591},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09794989228248596}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7594603300094604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7504489421844482},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6395381689071655},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5403973460197449},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.49654704332351685},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4914015531539917},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45984092354774475},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.4178752303123474},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.41518110036849976},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40618735551834106},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39281371235847473},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3149293065071106},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15304577350616455},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1313963234424591},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09794989228248596},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2021.3138139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3138139","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1499706288","https://openalex.org/W1514207858","https://openalex.org/W1518236483","https://openalex.org/W1582019256","https://openalex.org/W2027146152","https://openalex.org/W2064639253","https://openalex.org/W2088115909","https://openalex.org/W2097121551","https://openalex.org/W2097720613","https://openalex.org/W2116042785","https://openalex.org/W2124139074","https://openalex.org/W2129183345","https://openalex.org/W2132357315","https://openalex.org/W2133469361","https://openalex.org/W2143310750","https://openalex.org/W2150306869","https://openalex.org/W2336423189","https://openalex.org/W2786033663","https://openalex.org/W2808733935","https://openalex.org/W2946598724","https://openalex.org/W2953766049","https://openalex.org/W2978545524","https://openalex.org/W3006105683","https://openalex.org/W3013116692","https://openalex.org/W3014755333","https://openalex.org/W3081820378","https://openalex.org/W3172608726","https://openalex.org/W3185068381","https://openalex.org/W4229642043","https://openalex.org/W4238927715","https://openalex.org/W6677779314","https://openalex.org/W6763402683"],"related_works":["https://openalex.org/W2364181090","https://openalex.org/W2950518102","https://openalex.org/W4299002946","https://openalex.org/W2953746839","https://openalex.org/W2186469553","https://openalex.org/W2370097872","https://openalex.org/W1882870471","https://openalex.org/W2516396101","https://openalex.org/W4313466943","https://openalex.org/W2559769120"],"abstract_inverted_index":{"In":[0],"the":[1,5,9,14,25,29,38,96,100,109,113,167,175,188],"Mesochronous":[2,52],"Pipeline":[3,53],"(MP),":[4],"clock":[6],"period":[7],"is":[8,22,34,61],"maximal":[10],"of":[11,17,46,80,112,151],"differences":[12,79],"between":[13,28,124],"maximum/minimum":[15],"delays":[16],"all":[18,65],"stages.":[19,81],"This":[20,82,117],"value":[21],"less":[23],"than":[24,37],"maximum":[26,77],"delay":[27,78],"memory":[30],"elements,":[31],"so":[32],"MP":[33],"operating":[35],"faster":[36],"conventional":[39,189],"pipeline":[40,190],"(CP).":[41],"To":[42,129],"take":[43],"full":[44],"advantages":[45],"MP,":[47,102],"in":[48,166,185],"this":[49],"paper,":[50],"Automated":[51],"Scheduler":[54],"(AMPS)":[55],"for":[56,177],"high":[57],"performance":[58],"digital":[59],"circuits,":[60],"proposed":[62],"which":[63],"provides":[64],"allowed":[66],"partitioning":[67],"options":[68],"generated":[69],"by":[70,92],"register":[71],"allocation":[72],"procedures":[73],"obtained":[74],"with":[75],"varying":[76],"allows":[83],"a":[84,119,139,145,149],"designer":[85,120],"to":[86,107,121,187],"select":[87],"from":[88,153],"design":[89],"space":[90],"produced":[91],"AMPS":[93,103,173],"based":[94],"on":[95],"desired":[97],"specification.":[98],"Unlike":[99],"traditional":[101],"utilizes":[104],"automated":[105],"scripts":[106],"extract":[108],"timing":[110],"characteristics":[111],"synchronizers":[114],"and":[115,127,148,155],"gates.":[116],"enables":[118],"explore":[122],"trade-offs":[123],"latency,":[125],"power,":[126],"frequency.":[128],"evaluate":[130],"our":[131],"toolset,":[132],"an":[133],"8-bit":[134],"Carry":[135],"Increment":[136],"Adder":[137],"(CIA),":[138],"4-bit":[140,146],"Binary-Coded":[141],"Decimal":[142],"(BCD)":[143],"adder,":[144],"ALU,":[147],"set":[150],"circuits":[152],"ISCAS85":[154],"ISCAS89":[156],"benchmarks":[157],"are":[158,164],"considered.":[159],"All":[160],"circuit":[161],"level":[162],"simulations":[163],"performed":[165],"65nm":[168],"CMOS":[169],"standard":[170],"technology":[171],"node.":[172],"improves":[174],"frequency":[176],"its":[178],"best":[179],"solutions":[180],"about":[181],"127.94%":[182],"(on":[183],"average)":[184],"comparison":[186],"scheme.":[191]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-03-09T08:58:05.943551","created_date":"2025-10-10T00:00:00"}