{"id":"https://openalex.org/W4206023981","doi":"https://doi.org/10.1109/tcsi.2021.3137129","title":"New Proofs of the Two-Port Networks Unconditional Stability Criteria Based on the Rollett <i>K</i> Parameter","display_name":"New Proofs of the Two-Port Networks Unconditional Stability Criteria Based on the Rollett <i>K</i> Parameter","publication_year":2021,"publication_date":"2021-12-31","ids":{"openalex":"https://openalex.org/W4206023981","doi":"https://doi.org/10.1109/tcsi.2021.3137129"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3137129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3137129","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003236821","display_name":"Antonio Serino","orcid":"https://orcid.org/0000-0003-4217-5872"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Serino","raw_affiliation_strings":["Electronic Engineering Department, Universit&#x00E0; di Roma Tor Vergata, Rome, Italy","Electronic Engineering Department, Universit&#x00E0"],"raw_orcid":"https://orcid.org/0000-0003-4217-5872","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Universit&#x00E0; di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Electronic Engineering Department, Universit&#x00E0","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075136497","display_name":"Walter Ciccognani","orcid":"https://orcid.org/0000-0002-8027-2449"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Walter Ciccognani","raw_affiliation_strings":["Electronic Engineering Department, Universit&#x00E0; di Roma Tor Vergata, Rome, Italy","Electronic Engineering Department, Universit&#x00E0"],"raw_orcid":"https://orcid.org/0000-0002-8027-2449","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Universit&#x00E0; di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Electronic Engineering Department, Universit&#x00E0","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006772560","display_name":"Sergio Colangeli","orcid":"https://orcid.org/0000-0001-6609-2452"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sergio Colangeli","raw_affiliation_strings":["Electronic Engineering Department, Universit&#x00E0; di Roma Tor Vergata, Rome, Italy","Electronic Engineering Department, Universit&#x00E0"],"raw_orcid":"https://orcid.org/0000-0001-6609-2452","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Universit&#x00E0; di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Electronic Engineering Department, Universit&#x00E0","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019146307","display_name":"Patrick E. Longhi","orcid":"https://orcid.org/0000-0003-0923-5917"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Patrick E. Longhi","raw_affiliation_strings":["Electronic Engineering Department, Universit&#x00E0; di Roma Tor Vergata, Rome, Italy","Electronic Engineering Department, Universit&#x00E0"],"raw_orcid":"https://orcid.org/0000-0003-0923-5917","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Universit&#x00E0; di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Electronic Engineering Department, Universit&#x00E0","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057631769","display_name":"Ernesto Limiti","orcid":"https://orcid.org/0000-0003-4668-7461"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ernesto Limiti","raw_affiliation_strings":["Electronic Engineering Department, Universit&#x00E0; di Roma Tor Vergata, Rome, Italy","Electronic Engineering Department, Universit&#x00E0"],"raw_orcid":"https://orcid.org/0000-0003-4668-7461","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Universit&#x00E0; di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Electronic Engineering Department, Universit&#x00E0","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1017,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.46921135,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"69","issue":"4","first_page":"1441","last_page":"1451"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mathematical-proof","display_name":"Mathematical proof","score":0.9056805372238159},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.7569284439086914},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.7323368787765503},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.6574773788452148},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.5590368509292603},{"id":"https://openalex.org/keywords/reflection","display_name":"Reflection (computer programming)","score":0.41576290130615234},{"id":"https://openalex.org/keywords/applied-mathematics","display_name":"Applied mathematics","score":0.3790600597858429},{"id":"https://openalex.org/keywords/algebra-over-a-field","display_name":"Algebra over a field","score":0.3540896773338318},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.33292055130004883},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3151478171348572},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.23534807562828064},{"id":"https://openalex.org/keywords/pure-mathematics","display_name":"Pure mathematics","score":0.23237666487693787},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.13810458779335022},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.12214788794517517},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09223958849906921}],"concepts":[{"id":"https://openalex.org/C108710211","wikidata":"https://www.wikidata.org/wiki/Q11538","display_name":"Mathematical proof","level":2,"score":0.9056805372238159},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.7569284439086914},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.7323368787765503},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.6574773788452148},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.5590368509292603},{"id":"https://openalex.org/C65682993","wikidata":"https://www.wikidata.org/wiki/Q1056451","display_name":"Reflection (computer programming)","level":2,"score":0.41576290130615234},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.3790600597858429},{"id":"https://openalex.org/C136119220","wikidata":"https://www.wikidata.org/wiki/Q1000660","display_name":"Algebra over a field","level":2,"score":0.3540896773338318},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.33292055130004883},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3151478171348572},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.23534807562828064},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.23237666487693787},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.13810458779335022},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.12214788794517517},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09223958849906921},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2021.3137129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3137129","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:art.torvergata.it:2108/296596","is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/document/9667263","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1492900578","https://openalex.org/W1515428448","https://openalex.org/W1553649928","https://openalex.org/W1598164440","https://openalex.org/W1965155907","https://openalex.org/W1984770579","https://openalex.org/W1994576715","https://openalex.org/W2078759316","https://openalex.org/W2088258348","https://openalex.org/W2101250939","https://openalex.org/W2103801569","https://openalex.org/W2104006113","https://openalex.org/W2113346827","https://openalex.org/W2120725765","https://openalex.org/W2154036494","https://openalex.org/W2154686327","https://openalex.org/W2157228803","https://openalex.org/W2159689184","https://openalex.org/W2336422779","https://openalex.org/W2494955277","https://openalex.org/W2525914570","https://openalex.org/W2561033293","https://openalex.org/W2922140835","https://openalex.org/W3014989911","https://openalex.org/W3096444771","https://openalex.org/W3107824992","https://openalex.org/W4239450090"],"related_works":["https://openalex.org/W4394650907","https://openalex.org/W4254119641","https://openalex.org/W3196207352","https://openalex.org/W2951724202","https://openalex.org/W3084261076","https://openalex.org/W2576399385","https://openalex.org/W2963408011","https://openalex.org/W4236324517","https://openalex.org/W1586813864","https://openalex.org/W2184046398"],"abstract_inverted_index":{"The":[0,100],"stability":[1,28,62,94],"criteria":[2,35,46],"based":[3],"on":[4],"the":[5,18,27,45,58,61,64,80,84,87,104,112,121,132],"Rollett":[6],"parameter":[7],"(<inline-formula>":[8],"<tex-math":[9,49],"notation=\"LaTeX\">$K$":[10,50],"</tex-math></inline-formula>)":[11],"plus":[12],"one":[13],"auxiliary":[14,118],"condition":[15,119],"is":[16,135],"yet":[17],"most":[19],"popular":[20],"method":[21],"used":[22],"by":[23,74],"designers":[24],"to":[25,131],"evaluate":[26],"of":[29,44,57,63,66,77,86],"a":[30,53,67,116,125],"two-port":[31],"network":[32,88],"although":[33],"other":[34],"are":[36,69,72],"available.":[37],"In":[38],"this":[39],"paper,":[40],"novel":[41,90],"analytical":[42],"proofs":[43,106],"utilizing":[47],"<inline-formula>":[48],"</tex-math></inline-formula>":[51],"and":[52,89,96,108,124],"new":[54,117],"geometrical":[55,127],"proof":[56],"relationship":[59],"between":[60,79],"ports":[65,85],"circuit":[68],"proposed.":[70],"They":[71],"obtained":[73],"making":[75],"use":[76],"relationships":[78],"reflection":[81],"coefficients":[82],"at":[83],"expressions":[91],"that":[92],"bind":[93],"circles":[95],"unit":[97],"mapping":[98],"circles.":[99],"developed":[101],"relations":[102],"make":[103],"proposed":[105],"easier":[107],"more":[109],"immediate":[110],"than":[111],"traditional":[113,133],"ones.":[114],"Moreover,":[115],"having":[120],"same":[122],"complexity":[123],"greater":[126],"insight":[128],"with":[129],"respect":[130],"ones":[134],"used.":[136]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}