{"id":"https://openalex.org/W3216489024","doi":"https://doi.org/10.1109/tcsi.2021.3129192","title":"A 10-Bit 2.5-GS/s Two-Step ADC With Selective Time-Domain Quantization in 28-nm CMOS","display_name":"A 10-Bit 2.5-GS/s Two-Step ADC With Selective Time-Domain Quantization in 28-nm CMOS","publication_year":2021,"publication_date":"2021-11-30","ids":{"openalex":"https://openalex.org/W3216489024","doi":"https://doi.org/10.1109/tcsi.2021.3129192","mag":"3216489024"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3129192","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3129192","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087052960","display_name":"Maliang Liu","orcid":"https://orcid.org/0000-0003-3181-3277"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Maliang Liu","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100361488","display_name":"Chenxi Zhang","orcid":"https://orcid.org/0000-0002-5736-9285"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenxi Zhang","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021772164","display_name":"Dengquan Li","orcid":"https://orcid.org/0000-0002-9913-4644"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dengquan Li","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5087052960"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.9191,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.71677235,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"69","issue":"3","first_page":"1091","last_page":"1101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8270503282546997},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.7561897039413452},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6586411595344543},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5430973172187805},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5408937931060791},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.5347926020622253},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.48563018441200256},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.4632704257965088},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.45885637402534485},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.4507444500923157},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44957906007766724},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.44827672839164734},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4419860541820526},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.43330106139183044},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42056846618652344},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3517926335334778},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27101439237594604},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12238076329231262},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.1216982901096344}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8270503282546997},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.7561897039413452},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6586411595344543},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5430973172187805},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5408937931060791},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.5347926020622253},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.48563018441200256},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.4632704257965088},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.45885637402534485},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.4507444500923157},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44957906007766724},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.44827672839164734},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4419860541820526},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.43330106139183044},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42056846618652344},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3517926335334778},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27101439237594604},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12238076329231262},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.1216982901096344},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2021.3129192","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3129192","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[{"id":"https://openalex.org/G1190162107","display_name":null,"funder_award_id":"61904133","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G1525308069","display_name":null,"funder_award_id":"61961160703","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2320218852","display_name":null,"funder_award_id":"62021004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4107764394","display_name":null,"funder_award_id":"61874082","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7289502488","display_name":null,"funder_award_id":"62090040","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1491617848","https://openalex.org/W1979007902","https://openalex.org/W1979509961","https://openalex.org/W1981215785","https://openalex.org/W1990536608","https://openalex.org/W2028976666","https://openalex.org/W2031801696","https://openalex.org/W2046515116","https://openalex.org/W2071267997","https://openalex.org/W2086856502","https://openalex.org/W2102252821","https://openalex.org/W2134404631","https://openalex.org/W2161512530","https://openalex.org/W2408182051","https://openalex.org/W2526101322","https://openalex.org/W2592515961","https://openalex.org/W2606615589","https://openalex.org/W2736069922","https://openalex.org/W2790039637","https://openalex.org/W2895383535","https://openalex.org/W2910052007","https://openalex.org/W2995852770","https://openalex.org/W3000227939","https://openalex.org/W3021649129","https://openalex.org/W3090442715","https://openalex.org/W4239486830","https://openalex.org/W6677428261"],"related_works":["https://openalex.org/W2381982958","https://openalex.org/W2024969921","https://openalex.org/W2736714494","https://openalex.org/W2517023266","https://openalex.org/W2341231357","https://openalex.org/W2125944154","https://openalex.org/W2348160167","https://openalex.org/W3202980289","https://openalex.org/W2060158757","https://openalex.org/W4285310588"],"abstract_inverted_index":{"In":[0,40],"this":[1],"paper,":[2],"a":[3,36,45,75,84,100,113,119,130,137],"single-channel":[4],"two-step":[5],"voltage-time":[6],"hybrid":[7,38],"domain":[8,24,30,70,89],"analog-to-digital":[9],"converter":[10,80],"(ADC)":[11],"is":[12,49,58,72,159],"proposed.":[13],"To":[14],"achieve":[15],"high":[16,20,97],"sampling":[17],"rate":[18,152],"and":[19,26,55,62,83,117,144],"accuracy,":[21],"3.5-bit":[22],"voltage":[23,77],"MDAC":[25],"7-bit":[27],"high-speed":[28,105],"time":[29,69,79,88],"ADC":[31,109],"(TD-ADC)":[32],"are":[33],"combined":[34],"into":[35],"10-bit":[37],"ADC.":[39],"the":[41,134],"first":[42],"stage":[43],"MDAC,":[44],"low-power":[46],"push-pull":[47],"amplifier":[48],"used":[50],"to":[51,78,154],"improve":[52],"settling":[53],"speed,":[54],"1-bit":[56],"redundancy":[57],"designed":[59],"for":[60],"calibration":[61],"dither":[63],"injection.":[64],"The":[65,91,107,157],"TD-ADC":[66],"with":[67,99],"selective":[68],"quantization":[71],"implemented":[73],"by":[74],"constant-current":[76],"(VTC)":[81],"array":[82,94],"direct":[85],"positive":[86],"feedback":[87],"comparator.":[90],"proposed":[92],"VTC":[93],"can":[95],"maintain":[96],"linearity":[98],"large":[101],"input":[102],"swing":[103],"in":[104,112],"application.":[106],"prototype":[108],"was":[110],"fabricated":[111],"28-nm":[114],"CMOS":[115],"process":[116],"occupied":[118],"core":[120],"area":[121],"of":[122,141,146],"0.074":[123],"mm":[124],"<sup":[125],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[126],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[127],".":[128],"Under":[129],"0.95-V":[131],"power":[132],"supply,":[133],"chip":[135],"achieves":[136],"measured":[138],"peak":[139],"SNDR":[140],"53.2":[142],"dB":[143,148],"SFDR":[145],"61.7":[147],"respectively":[149],"at":[150],"conversion":[151],"up":[153],"2.5":[155],"GS/s.":[156],"FOM":[158],"48.2":[160],"fJ/conversion-step.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}