{"id":"https://openalex.org/W3217786002","doi":"https://doi.org/10.1109/tcsi.2021.3126657","title":"NbO<sub>2</sub>-Mott Memristor: A Circuit- Theoretic Investigation","display_name":"NbO<sub>2</sub>-Mott Memristor: A Circuit- Theoretic Investigation","publication_year":2021,"publication_date":"2021-11-30","ids":{"openalex":"https://openalex.org/W3217786002","doi":"https://doi.org/10.1109/tcsi.2021.3126657","mag":"3217786002"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3126657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3126657","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004169838","display_name":"Ioannis Messaris","orcid":"https://orcid.org/0000-0002-4286-6553"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Ioannis Messaris","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0002-4286-6553","affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061736388","display_name":"Timothy D. Brown","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Timothy D. Brown","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066450151","display_name":"Ahmet \u015eamil Demirkol","orcid":"https://orcid.org/0000-0002-1236-1300"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ahmet S. Demirkol","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0002-1236-1300","affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023152110","display_name":"Alon Ascoli","orcid":"https://orcid.org/0000-0003-4026-9648"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alon Ascoli","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0003-4026-9648","affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050454973","display_name":"Mohamad Moner Al Chawa","orcid":"https://orcid.org/0000-0001-8886-4708"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Moner Al Chawa","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0001-8886-4708","affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083302653","display_name":"R. Stanley Williams","orcid":"https://orcid.org/0000-0003-0213-4259"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Stanley Williams","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA"],"raw_orcid":"https://orcid.org/0000-0003-0213-4259","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012451668","display_name":"Ronald Tetzlaff","orcid":"https://orcid.org/0000-0001-7436-0103"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ronald Tetzlaff","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090657067","display_name":"Leon O. Chua","orcid":"https://orcid.org/0000-0002-1652-5464"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Leon O. Chua","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California Berkeley, Berkeley, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-1652-5464","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5004169838"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":3.7619,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.93950496,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"68","issue":"12","first_page":"4979","last_page":"4992"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9105302095413208},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5774157643318176},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.5305856466293335},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.5233075618743896},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.47618475556373596},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.4582596719264984},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.43335914611816406},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4252658188343048},{"id":"https://openalex.org/keywords/edge-of-chaos","display_name":"Edge of chaos","score":0.4223196506500244},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4214153289794922},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.39198267459869385},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2766250669956207},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21483907103538513},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17381253838539124},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14466223120689392},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.090381920337677}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9105302095413208},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5774157643318176},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.5305856466293335},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.5233075618743896},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.47618475556373596},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.4582596719264984},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.43335914611816406},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4252658188343048},{"id":"https://openalex.org/C2780713532","wikidata":"https://www.wikidata.org/wiki/Q93158","display_name":"Edge of chaos","level":2,"score":0.4223196506500244},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4214153289794922},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.39198267459869385},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2766250669956207},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21483907103538513},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17381253838539124},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14466223120689392},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.090381920337677},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2021.3126657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3126657","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W22183353","https://openalex.org/W2017101520","https://openalex.org/W2018341541","https://openalex.org/W2084914578","https://openalex.org/W2096555139","https://openalex.org/W2129610161","https://openalex.org/W2150039047","https://openalex.org/W2239503530","https://openalex.org/W2525649597","https://openalex.org/W2613205562","https://openalex.org/W2743455512","https://openalex.org/W2755163763","https://openalex.org/W2788891771","https://openalex.org/W2806177657","https://openalex.org/W2891281574","https://openalex.org/W2900178210","https://openalex.org/W2915404303","https://openalex.org/W2955631546","https://openalex.org/W2977266164","https://openalex.org/W2979293892","https://openalex.org/W2997287227","https://openalex.org/W2998390304","https://openalex.org/W3014291826","https://openalex.org/W3088955936","https://openalex.org/W3099086962","https://openalex.org/W3100154227","https://openalex.org/W3104804488","https://openalex.org/W3116684328","https://openalex.org/W3156265125"],"related_works":["https://openalex.org/W2770598252","https://openalex.org/W2805246418","https://openalex.org/W4301628837","https://openalex.org/W1973200562","https://openalex.org/W3022993598","https://openalex.org/W2356048238","https://openalex.org/W3202183310","https://openalex.org/W2117283676","https://openalex.org/W2393144863","https://openalex.org/W2728962687"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,46,65],"circuit-theoretic":[4,67],"analysis":[5,87],"of":[6,24,34,45,59,69,106],"NbO":[8],"<sub":[9],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[10],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sub>":[11],"-Mott":[12],"memristor":[13],"fabricated":[14],"at":[15],"Hewlett-Packard":[16],"Labs.":[17],"It":[18],"investigates":[19],"mechanisms":[20],"behind":[21],"the":[22,32,57,70,98,104],"origin":[23],"complexity":[25],"based":[26],"on":[27,103],"local":[28,60],"activity,":[29,61],"which":[30],"characterizes":[31],"behavior":[33],"this":[35],"outstanding":[36],"nanodevice.":[37],"We":[38],"propose":[39],"an":[40],"accurate,":[41],"particularly":[42],"simplified":[43],"version":[44],"recently":[47],"introduced":[48],"physical":[49],"model":[50],"suitable":[51],"for":[52,113],"large-scale":[53],"circuit":[54,76],"simulations.":[55],"Following":[56],"concept":[58],"we":[62],"then":[63],"conduct":[64],"small-signal":[66,74],"derivation":[68],"impedance":[71],"and":[72,82],"associated":[73],"equivalent":[75],"elements":[77],"to":[78],"analyze":[79],"device":[80,99],"stability":[81],"frequency":[83],"response.":[84],"Finally,":[85],"our":[86],"reveals":[88],"locally":[89],"active":[90],"operating":[91],"regions,":[92],"as":[93,95],"well":[94],"regions":[96,110],"where":[97],"dynamics":[100],"are":[101,111],"positioned":[102],"edge":[105],"chaos.":[107],"The":[108],"latter":[109],"crucial":[112],"designing":[114],"bio-inspired":[115],"computing":[116],"systems.":[117]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":15},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}