{"id":"https://openalex.org/W3208627782","doi":"https://doi.org/10.1109/tcsi.2021.3119907","title":"A 6.15\u201310.9 Gb/s 0.58 pJ/Bit Reference-Less Half-Rate Clock and Data Recovery With \u201cPhase Reset\u201d Scheme","display_name":"A 6.15\u201310.9 Gb/s 0.58 pJ/Bit Reference-Less Half-Rate Clock and Data Recovery With \u201cPhase Reset\u201d Scheme","publication_year":2021,"publication_date":"2021-10-25","ids":{"openalex":"https://openalex.org/W3208627782","doi":"https://doi.org/10.1109/tcsi.2021.3119907","mag":"3208627782"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3119907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3119907","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101934524","display_name":"Wenbo Xiao","orcid":"https://orcid.org/0000-0001-5722-0221"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Wenbo Xiao","raw_affiliation_strings":["School of Microelectronics, Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085621887","display_name":"Qiwei Huang","orcid":"https://orcid.org/0000-0002-3505-0724"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiwei Huang","raw_affiliation_strings":["School of Microelectronics, Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038128870","display_name":"Hamed Mosalam","orcid":"https://orcid.org/0000-0003-1930-7865"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]},{"id":"https://openalex.org/I4210156128","display_name":"Electronics Research Institute","ror":"https://ror.org/0532wcf75","country_code":"EG","type":"facility","lineage":["https://openalex.org/I4210094263","https://openalex.org/I4210156128"]}],"countries":["CN","EG"],"is_corresponding":false,"raw_author_name":"Hamed Mosalam","raw_affiliation_strings":["Microelectronics Department, Electronics Research Institute, Cairo, Egypt","School of Microelectronics, Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Microelectronics Department, Electronics Research Institute, Cairo, Egypt","institution_ids":["https://openalex.org/I4210156128"]},{"raw_affiliation_string":"School of Microelectronics, Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029241233","display_name":"Chenchang Zhan","orcid":"https://orcid.org/0000-0002-4878-4655"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenchang Zhan","raw_affiliation_strings":["School of Microelectronics, Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036126272","display_name":"Zhiqun Li","orcid":"https://orcid.org/0000-0001-7851-1108"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiqun Li","raw_affiliation_strings":["Institute of RF- &OE-ICs, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Institute of RF- &OE-ICs, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037098941","display_name":"Quan Pan","orcid":"https://orcid.org/0000-0001-8704-4505"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Quan Pan","raw_affiliation_strings":["School of Microelectronics, Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5101934524"],"corresponding_institution_ids":["https://openalex.org/I3045169105"],"apc_list":null,"apc_paid":null,"fwci":0.7019,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.69934938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"69","issue":"2","first_page":"634","last_page":"644"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8017573356628418},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.6243122816085815},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.5900730490684509},{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.5709743499755859},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5695409774780273},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.5353719592094421},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4969353973865509},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4745365381240845},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.44971147179603577},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.44083595275878906},{"id":"https://openalex.org/keywords/master-clock","display_name":"Master clock","score":0.4343957006931305},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.39986976981163025},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38563811779022217},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3376131057739258},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2840065360069275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23482468724250793},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14229807257652283},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.10844233632087708},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.06930148601531982}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8017573356628418},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.6243122816085815},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.5900730490684509},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.5709743499755859},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5695409774780273},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.5353719592094421},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4969353973865509},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4745365381240845},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.44971147179603577},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.44083595275878906},{"id":"https://openalex.org/C65595194","wikidata":"https://www.wikidata.org/wiki/Q1000863","display_name":"Master clock","level":4,"score":0.4343957006931305},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.39986976981163025},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38563811779022217},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3376131057739258},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2840065360069275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23482468724250793},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14229807257652283},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.10844233632087708},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.06930148601531982},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2021.3119907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3119907","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2314687683","display_name":null,"funder_award_id":"2021A1515011266","funder_id":"https://openalex.org/F4320321921","funder_display_name":"Natural Science Foundation of Guangdong Province"},{"id":"https://openalex.org/G6559497968","display_name":null,"funder_award_id":"62074074","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321921","display_name":"Natural Science Foundation of Guangdong Province","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1972769469","https://openalex.org/W1999903189","https://openalex.org/W2011198976","https://openalex.org/W2014617636","https://openalex.org/W2061760096","https://openalex.org/W2073043895","https://openalex.org/W2088835754","https://openalex.org/W2092539175","https://openalex.org/W2098353248","https://openalex.org/W2109455894","https://openalex.org/W2115791119","https://openalex.org/W2116178706","https://openalex.org/W2137567719","https://openalex.org/W2150983492","https://openalex.org/W2316721935","https://openalex.org/W2567368644","https://openalex.org/W2899244869","https://openalex.org/W2914326631","https://openalex.org/W2942495046","https://openalex.org/W2965592240","https://openalex.org/W3025508923","https://openalex.org/W3103339143","https://openalex.org/W3111784971","https://openalex.org/W6677938084"],"related_works":["https://openalex.org/W127191621","https://openalex.org/W1911279178","https://openalex.org/W2039706313","https://openalex.org/W1993910055","https://openalex.org/W1491025498","https://openalex.org/W2151516060","https://openalex.org/W1994710911","https://openalex.org/W4364323041","https://openalex.org/W3208627782","https://openalex.org/W1486698883"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,58,64,100,120,145],"low":[4,65],"power":[5,66,85,150],"injection-locked":[6,67],"oscillator":[7,72],"(ILO)-type":[8],"clock":[9,29,52,80,110],"and":[10,50,81],"data":[11,49,118],"recovery":[12],"(CDR)":[13],"in":[14,148],"40":[15],"nm":[16],"CMOS.":[17],"An":[18],"efficient":[19],"\u201cphase":[20],"reset\u201d":[21],"scheme":[22],"is":[23,40,74],"proposed":[24,90,142],"to":[25,31,76,107,114],"periodically":[26],"realign":[27],"the":[28,32,44,48,51,55,84,89,92,109,129,134,137,141,149],"phase":[30,56,60],"rising":[33,45],"edge":[34,46],"of":[35,47,125,152],"data.":[36],"The":[37],"frequency":[38],"information":[39],"extracted":[41],"by":[42],"comparing":[43],"after":[53],"aligning":[54],"using":[57],"bang-bang":[59],"detector":[61],"(BBPD).":[62],"Additionally,":[63],"two-stage":[68],"ring":[69],"digitally":[70],"controlled":[71],"(ILDCO)":[73],"employed":[75],"provide":[77],"four-phase":[78],"quadrature":[79],"significantly":[82],"reduce":[83],"consumption.":[86],"Based":[87],"on":[88],"architecture,":[91],"fabricated":[93],"CDR":[94,135,143],"consumes":[95],"only":[96],"5.8":[97],"mW":[98],"from":[99,112],"0.9":[101],"V":[102],"supply,":[103],"while":[104],"being":[105],"able":[106],"extract":[108],"signal":[111],"6.15":[113],"10.9":[115],"Gb/s":[116],"input":[117],"with":[119],"measured":[121],"jitter":[122],"tolerance":[123],"(JTOL)":[124],"0.15":[126],"UIpp":[127],"at":[128],"highest":[130],"frequency,":[131],"indicating":[132],"that":[133],"meets":[136],"OC-192":[138],"mask.":[139],"Furthermore,":[140],"demonstrates":[144],"substantial":[146],"improvement":[147],"efficiency":[151],"0.58":[153],"pJ/bit.":[154]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}