{"id":"https://openalex.org/W3208014417","doi":"https://doi.org/10.1109/tcsi.2021.3110106","title":"Generalized Relationship Between Frequency Response and Settling Time of CMOS OTAs: Toward Many-Stage Design","display_name":"Generalized Relationship Between Frequency Response and Settling Time of CMOS OTAs: Toward Many-Stage Design","publication_year":2021,"publication_date":"2021-11-02","ids":{"openalex":"https://openalex.org/W3208014417","doi":"https://doi.org/10.1109/tcsi.2021.3110106","mag":"3208014417"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3110106","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3110106","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tcsi.2021.3110106","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056716766","display_name":"Mahmood A. Mohammed","orcid":"https://orcid.org/0000-0003-3947-6615"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mahmood A. Mohammed","raw_affiliation_strings":["Integrated Microsystems Laboratory, Department of Electrical and Computer Engineering, McGill University, Montreal, QC H3A 0E9, Canada (e-mail: mahmood.mohammed@mail.mcgill.ca)"],"raw_orcid":"https://orcid.org/0000-0003-3947-6615","affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, Department of Electrical and Computer Engineering, McGill University, Montreal, QC H3A 0E9, Canada (e-mail: mahmood.mohammed@mail.mcgill.ca)","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I4210129216","display_name":"CMC Microsystems (Canada)","ror":"https://ror.org/03k70ea39","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210129216"]},{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["Integrated Microsystems Laboratory, Department of Electrical and Computer Engineering, McGill University, Montreal, QC H3A 0E9, Canada"],"raw_orcid":"https://orcid.org/0000-0002-4880-0272","affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, Department of Electrical and Computer Engineering, McGill University, Montreal, QC H3A 0E9, Canada","institution_ids":["https://openalex.org/I5023651","https://openalex.org/I4210129216"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8274,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.69406382,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"68","issue":"12","first_page":"4993","last_page":"5006"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8712186813354492},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.8368963003158569},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.6321499943733215},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6006208062171936},{"id":"https://openalex.org/keywords/stage","display_name":"Stage (stratigraphy)","score":0.4875609278678894},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4488544464111328},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4125220775604248},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.35390323400497437},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.31159234046936035},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.11016196012496948},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.09997069835662842}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8712186813354492},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.8368963003158569},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.6321499943733215},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6006208062171936},{"id":"https://openalex.org/C146357865","wikidata":"https://www.wikidata.org/wiki/Q1123245","display_name":"Stage (stratigraphy)","level":2,"score":0.4875609278678894},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4488544464111328},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4125220775604248},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.35390323400497437},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.31159234046936035},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.11016196012496948},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.09997069835662842},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2021.3110106","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3110106","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcsi.2021.3110106","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3110106","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1494660296","https://openalex.org/W1643989195","https://openalex.org/W1975838359","https://openalex.org/W1998284495","https://openalex.org/W2014347998","https://openalex.org/W2031649171","https://openalex.org/W2053759576","https://openalex.org/W2056587553","https://openalex.org/W2060640884","https://openalex.org/W2110853556","https://openalex.org/W2114254364","https://openalex.org/W2121353816","https://openalex.org/W2124081222","https://openalex.org/W2524945924","https://openalex.org/W2912679260","https://openalex.org/W2970444597","https://openalex.org/W3005119954","https://openalex.org/W3011653750","https://openalex.org/W3011936957","https://openalex.org/W3016916307","https://openalex.org/W3026476728","https://openalex.org/W3158881598","https://openalex.org/W3203011645","https://openalex.org/W6677958914"],"related_works":["https://openalex.org/W3154683910","https://openalex.org/W1846734616","https://openalex.org/W2359532622","https://openalex.org/W3134543635","https://openalex.org/W2921318524","https://openalex.org/W2377571686","https://openalex.org/W4380988671","https://openalex.org/W2765538957","https://openalex.org/W2070694218","https://openalex.org/W2532822217"],"abstract_inverted_index":{"The":[0,68,93],"presence":[1],"of":[2,11,23,40,48],"Pole-Zero":[3],"(P-Z)":[4],"pairs":[5,43],"in":[6],"the":[7,20,38,45,84,105],"open-loop":[8],"frequency":[9],"response":[10],"CMOS":[12,49,65,101,109],"OTAs":[13,50],"has":[14],"always":[15],"been":[16],"considered":[17],"detrimental":[18],"to":[19,36,99],"closed-loop":[21],"operation":[22],"OTAs.":[24],"In":[25],"this":[26],"work,":[27],"a":[28,77,97],"new":[29],"proposed":[30,69],"theory":[31,70,86],"is":[32,96],"presented":[33,94],"showing":[34],"how":[35,83],"reduce":[37],"impact":[39],"such":[41],"P-Z":[42],"on":[44,104],"settling":[46],"time":[47],"-":[51,58],"using":[52],"low-frequency":[53],"zeros":[54],"and":[55,74,115],"cascaded-gain":[56],"stages":[57],"consequently":[59],"revealing":[60],"un-tapped":[61],"opportunities":[62,88],"for":[63,89],"many-stage":[64,90],"OTA":[66,91,102],"design.":[67,92],"will":[71],"be":[72],"validated":[73],"verified":[75,111],"through":[76,112],"design":[78],"example":[79,95],"that":[80],"also":[81],"demonstrates":[82],"generalized":[85],"unveils":[87],"2-":[98],"8-stage":[100],"based":[103],"TSMC":[106],"65":[107],"nm":[108],"process,":[110],"simulations":[113],"(schematic":[114],"post-layout)":[116],"as":[117,119],"well":[118],"some":[120],"measurement":[121],"results.":[122]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}