{"id":"https://openalex.org/W3183446863","doi":"https://doi.org/10.1109/tcsi.2021.3099034","title":"MuGRA: A Scalable Multi-Grained Reconfigurable Accelerator Powered by Elastic Neural Network","display_name":"MuGRA: A Scalable Multi-Grained Reconfigurable Accelerator Powered by Elastic Neural Network","publication_year":2021,"publication_date":"2021-07-27","ids":{"openalex":"https://openalex.org/W3183446863","doi":"https://doi.org/10.1109/tcsi.2021.3099034","mag":"3183446863"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3099034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3099034","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051037426","display_name":"Yirong Kan","orcid":"https://orcid.org/0000-0002-4070-0672"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yirong Kan","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026669797","display_name":"Man Wu","orcid":"https://orcid.org/0000-0002-8459-2028"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Man Wu","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101464173","display_name":"Renyuan Zhang","orcid":"https://orcid.org/0000-0002-2635-2077"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Renyuan Zhang","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074853381","display_name":"Yasuhiko Nakashima","orcid":"https://orcid.org/0000-0002-9457-5061"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiko Nakashima","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051037426"],"corresponding_institution_ids":["https://openalex.org/I75917431"],"apc_list":null,"apc_paid":null,"fwci":1.8423,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.85074156,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"69","issue":"1","first_page":"258","last_page":"271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7491189241409302},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.668292760848999},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6270002126693726},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6144972443580627},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5667741298675537},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5498582720756531},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.46983879804611206},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4415161609649658},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.41926059126853943},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.41635626554489136},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.4154170751571655},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.41209203004837036},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35713738203048706},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2863991856575012},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09324118494987488},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08815968036651611}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7491189241409302},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.668292760848999},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6270002126693726},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6144972443580627},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5667741298675537},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5498582720756531},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.46983879804611206},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4415161609649658},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.41926059126853943},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41635626554489136},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.4154170751571655},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.41209203004837036},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35713738203048706},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2863991856575012},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09324118494987488},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08815968036651611},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2021.3099034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3099034","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G519105137","display_name":null,"funder_award_id":"JPMJPR18M7","funder_id":"https://openalex.org/F4320338111","funder_display_name":"Precursory Research for Embryonic Science and Technology"}],"funders":[{"id":"https://openalex.org/F4320338111","display_name":"Precursory Research for Embryonic Science and Technology","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1967659598","https://openalex.org/W1991151262","https://openalex.org/W1992110329","https://openalex.org/W2000956074","https://openalex.org/W2005487033","https://openalex.org/W2019172536","https://openalex.org/W2055879113","https://openalex.org/W2105035536","https://openalex.org/W2108417288","https://openalex.org/W2117385926","https://openalex.org/W2131526547","https://openalex.org/W2152839228","https://openalex.org/W2154642048","https://openalex.org/W2170596978","https://openalex.org/W2285660444","https://openalex.org/W2338617962","https://openalex.org/W2343308186","https://openalex.org/W2399535694","https://openalex.org/W2523017333","https://openalex.org/W2528305538","https://openalex.org/W2606722458","https://openalex.org/W2612515977","https://openalex.org/W2616426539","https://openalex.org/W2738463133","https://openalex.org/W2757501351","https://openalex.org/W2773339846","https://openalex.org/W2785941062","https://openalex.org/W2798275680","https://openalex.org/W2902400410","https://openalex.org/W2934510082","https://openalex.org/W2945146780","https://openalex.org/W2946547492","https://openalex.org/W2970545431","https://openalex.org/W2974644665","https://openalex.org/W3009603104","https://openalex.org/W3040336749","https://openalex.org/W3043675702","https://openalex.org/W3047230928","https://openalex.org/W3084623993","https://openalex.org/W3104805932","https://openalex.org/W3151762208","https://openalex.org/W3156650546","https://openalex.org/W4235535008"],"related_works":["https://openalex.org/W1569389315","https://openalex.org/W2503642292","https://openalex.org/W2473740624","https://openalex.org/W3217341593","https://openalex.org/W1975010174","https://openalex.org/W2069484989","https://openalex.org/W2052804917","https://openalex.org/W2776397918","https://openalex.org/W2032481488","https://openalex.org/W3035319544"],"abstract_inverted_index":{"A":[0],"massive":[1],"core":[2],"computing":[3,93],"architecture":[4,22],"is":[5,23,58,118,122],"developed":[6],"for":[7,130],"accelerating":[8],"arbitrary":[9,76],"calculations":[10],"in":[11,25,84,108,124],"fully":[12],"parallel":[13],"with":[14,135,147,174],"high":[15],"speed":[16],"and":[17,34,38,97,106],"low":[18],"cost.":[19],"The":[20,160],"proposed":[21],"reconfigurable":[24,115],"fine-grained":[26],"(arbitrary":[27],"functions),":[28],"mid-grained":[29],"(flexible":[30],"function":[31,77,150],"feature,":[32],"accuracy,":[33],"number":[35],"of":[36,41,48,72,91,102,138],"operands),":[37],"coarse-grained":[39],"(organization":[40],"cores).":[42],"By":[43,79],"implementing":[44],"a":[45,99],"large":[46],"scale":[47],"novel":[49],"bisection":[50],"neural":[51],"network":[52],"(BNN)":[53],"on":[54],"hardware,":[55],"the":[56,75,81,92,113,142,171],"re-configuration":[57],"conducted":[59],"by":[60],"partitioning":[61],"entire":[62],"BNN":[63,73,82],"into":[64],"any":[65],"specific":[66],"pieces":[67],"without":[68,95],"redundancy.":[69],"Each":[70],"piece":[71],"retrieves":[74],"approximately.":[78],"reconfiguring":[80],"topology":[83],"software,":[85],"we":[86],"can":[87],"easily":[88],"adjust":[89],"dimensions":[90],"kernel":[94],"rewiring,":[96],"achieve":[98],"wide":[100],"range":[101],"trade-offs":[103],"between":[104],"accuracy":[105,176],"efficiency":[107],"hardware.":[109],"In":[110],"this":[111],"manner,":[112],"multi-grained":[114],"accelerator":[116,168],"(MuGRA)":[117],"achieved.":[119],"Since":[120],"MuGRA":[121],"flexible":[123],"all":[125],"grained":[126],"levels,":[127],"various":[128],"configurations":[129],"each":[131],"validation":[132],"are":[133],"demonstrated":[134],"rich":[136],"options":[137],"performance-cost":[139],"matrix.":[140],"From":[141],"FPGA":[143],"implementation":[144],"results,":[145],"compared":[146],"other":[148],"traditional":[149],"approximation":[151],"methods,":[152],"our":[153,167],"method":[154],"provides":[155],"fewer":[156],"parameter":[157],"storage":[158],"requirements.":[159],"comparison":[161],"against":[162],"related":[163],"works":[164],"proves":[165],"that":[166],"effectively":[169],"reduces":[170],"calculation":[172],"latency":[173],"slight":[175],"loss.":[177]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}