{"id":"https://openalex.org/W3183851816","doi":"https://doi.org/10.1109/tcsi.2021.3096843","title":"A Reduced-Area Capacitor-Only Loop Filter With Polarity-Switched <i>G<sub>m</sub> </i> for Large Multiplication Factor Millimeter-Wave Sub-Sampling PLLs","display_name":"A Reduced-Area Capacitor-Only Loop Filter With Polarity-Switched <i>G<sub>m</sub> </i> for Large Multiplication Factor Millimeter-Wave Sub-Sampling PLLs","publication_year":2021,"publication_date":"2021-07-27","ids":{"openalex":"https://openalex.org/W3183851816","doi":"https://doi.org/10.1109/tcsi.2021.3096843","mag":"3183851816"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3096843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3096843","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060012815","display_name":"Abhishek Bhat","orcid":"https://orcid.org/0000-0001-6932-7915"},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]},{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Abhishek Bhat","raw_affiliation_strings":["Cisco Systems Inc., Allentown, PA, USA","Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India"],"raw_orcid":"https://orcid.org/0000-0001-6932-7915","affiliations":[{"raw_affiliation_string":"Cisco Systems Inc., Allentown, PA, USA","institution_ids":["https://openalex.org/I135428043"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080522900","display_name":"Nagendra Krishnapura","orcid":"https://orcid.org/0000-0002-8429-8910"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nagendra Krishnapura","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India"],"raw_orcid":"https://orcid.org/0000-0002-8429-8910","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.402,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.56032864,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"69","issue":"1","first_page":"160","last_page":"171"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7083195447921753},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7001935839653015},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.612913966178894},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6083818674087524},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5430216193199158},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5371426343917847},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5352606773376465},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5256132483482361},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.48651593923568726},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47972550988197327},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.47499385476112366},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46208783984184265},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.44249510765075684},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4335041046142578},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4265226721763611},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.35615620017051697},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3203944265842438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.20515060424804688},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1476929485797882},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10934558510780334}],"concepts":[{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7083195447921753},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7001935839653015},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.612913966178894},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6083818674087524},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5430216193199158},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5371426343917847},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5352606773376465},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5256132483482361},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.48651593923568726},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47972550988197327},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.47499385476112366},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46208783984184265},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.44249510765075684},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4335041046142578},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4265226721763611},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.35615620017051697},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3203944265842438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.20515060424804688},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1476929485797882},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10934558510780334},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2021.3096843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3096843","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5799999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320325255","display_name":"Ministry of Electronics and Information technology","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1530571791","https://openalex.org/W1970364465","https://openalex.org/W2043250436","https://openalex.org/W2075004943","https://openalex.org/W2089032101","https://openalex.org/W2097406868","https://openalex.org/W2138944417","https://openalex.org/W2157903484","https://openalex.org/W2294575823","https://openalex.org/W2342426112","https://openalex.org/W2346049708","https://openalex.org/W2585026918","https://openalex.org/W2592938564","https://openalex.org/W2615495734","https://openalex.org/W2625708510","https://openalex.org/W2800076889","https://openalex.org/W2899996489","https://openalex.org/W2915710085","https://openalex.org/W2921310211","https://openalex.org/W2921886179","https://openalex.org/W2921945517","https://openalex.org/W2971549990","https://openalex.org/W2976833972","https://openalex.org/W3015425606"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2049525097","https://openalex.org/W2372909716","https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W2936029881","https://openalex.org/W2096085680","https://openalex.org/W1978946573","https://openalex.org/W2908219865"],"abstract_inverted_index":{"A":[0,49,94],"technique":[1],"to":[2,66,142,155,163],"reduce":[3],"the":[4,17,26,43,47,70,82,128,145,178],"area":[5,185],"of":[6,36,106,118,175,186],"a":[7,37,58,100,114,172],"low-noise":[8],"sub-sampling":[9],"PLL":[10,92],"(SSPLL)":[11],"is":[12,20,29,64,165],"proposed.":[13],"The":[14,22,121,132,158,181],"resistor":[15],"in":[16,108],"loop":[18,115],"filter":[19,116],"eliminated.":[21],"transconductor":[23],"driven":[24],"by":[25,69],"phase":[27,80,134,147],"detector":[28],"switched":[30],"such":[31],"that":[32,76],"its":[33],"output":[34],"consists":[35],"positive":[38],"and":[39,104,144],"negative":[40],"pulse":[41],"with":[42,57,90,99],"former":[44],"wider":[45],"than":[46],"latter.":[48],"low":[50,78],"frequency":[51,179],"zero":[52],"can":[53,84],"thus":[54],"be":[55,85],"realized":[56],"substantially":[59],"smaller":[60],"capacitor.":[61],"Transconductor":[62],"noise":[63,135,148],"suppressed":[65],"acceptable":[67],"levels":[68],"high":[71],"phase-detector":[72],"gain.":[73],"In":[74],"applications":[75],"require":[77,125],"out-of-band":[79,146],"noise,":[81],"capacitance":[83,117],"reduced":[86],"by$25\\times":[87],"$or":[88],"more":[89],"typical":[91],"parameters.":[93],"prototype":[95],"SSPLL":[96,182],"from":[97,140,153,161],"24.4GHz&#x2013;29.2GHz":[98],"50MHz":[101,164],"reference":[102],"clock":[103],"bandwidth":[105],"1MHz":[107,137],"65nm":[109],"LP":[110],"CMOS":[111],"process":[112],"uses":[113],"only":[119,187],"5pF.":[120],"conventional":[122],"topology":[123],"would":[124],"38pF":[126],"for":[127],"same":[129],"integrated":[130,160],"jitter.":[131],"in-band":[133],"at":[136,149],"offset":[138,151],"ranges":[139,152],"&#x2212;90":[141],"&#x2212;95dBc/Hz,":[143],"10MHz":[150],"&#x2212;117":[154],"&#x2212;121":[156],"dBc/Hz.":[157],"jitter":[159],"10kHz":[162],"330&#x2013;390":[166],"fs.":[167],"It":[168],"consumes":[169],"18.2mW,":[170],"exhibiting":[171],"minimum":[173],"FoM":[174],"235dB":[176],"over":[177],"range.":[180],"occupies":[183],"an":[184],"0.14mm2.":[188]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}