{"id":"https://openalex.org/W3090456511","doi":"https://doi.org/10.1109/tcsi.2021.3094889","title":"High-Speed FPGA Implementation of SIKE Based on an Ultra-Low-Latency Modular Multiplier","display_name":"High-Speed FPGA Implementation of SIKE Based on an Ultra-Low-Latency Modular Multiplier","publication_year":2021,"publication_date":"2021-07-29","ids":{"openalex":"https://openalex.org/W3090456511","doi":"https://doi.org/10.1109/tcsi.2021.3094889","mag":"3090456511"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3094889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3094889","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046054983","display_name":"Jing Tian","orcid":"https://orcid.org/0000-0003-2402-523X"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Tian","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0003-2402-523X","affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103259551","display_name":"Bo Wu","orcid":"https://orcid.org/0000-0003-4332-5190"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bo Wu","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0003-4332-5190","affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100696999","display_name":"Zhongfeng Wang","orcid":"https://orcid.org/0000-0002-7227-4786"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongfeng Wang","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-7227-4786","affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I881766915"],"apc_list":null,"apc_paid":null,"fwci":0.2299,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51388889,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"68","issue":"9","first_page":"3719","last_page":"3731"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9697999954223633,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9624000191688538,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7188743352890015},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6769776344299316},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6452268362045288},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5752221941947937},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4822957515716553},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.4432012438774109},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3868037164211273},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30702900886535645},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1276281774044037},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09382840991020203},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08581328392028809},{"id":"https://openalex.org/keywords/economics","display_name":"Economics","score":0.03751498460769653}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7188743352890015},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6769776344299316},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6452268362045288},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5752221941947937},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4822957515716553},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.4432012438774109},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3868037164211273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30702900886535645},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1276281774044037},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09382840991020203},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08581328392028809},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.03751498460769653},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2021.3094889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3094889","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"mag:3090456511","is_oa":false,"landing_page_url":"https://eprint.iacr.org/2020/1125.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S2764847869","display_name":"IACR Cryptology ePrint Archive","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":["https://openalex.org/P4322614454"],"host_organization_lineage_names":["Cryptology ePrint Archive"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IACR Cryptology ePrint Archive","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2612603","display_name":null,"funder_award_id":"2021300341","funder_id":"https://openalex.org/F4320335787","funder_display_name":"Fundamental Research Funds for the Central Universities"},{"id":"https://openalex.org/G4112626697","display_name":null,"funder_award_id":"61774082","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W43667552","https://openalex.org/W2033770849","https://openalex.org/W2168676717","https://openalex.org/W2405465264","https://openalex.org/W2495331295","https://openalex.org/W2540113050","https://openalex.org/W2549716298","https://openalex.org/W2552090562","https://openalex.org/W2605112356","https://openalex.org/W2620562333","https://openalex.org/W2620720392","https://openalex.org/W2767802821","https://openalex.org/W2790801128","https://openalex.org/W2809876870","https://openalex.org/W2895182117","https://openalex.org/W2901241775","https://openalex.org/W2903772547","https://openalex.org/W2915600699","https://openalex.org/W2922021028","https://openalex.org/W3011837006","https://openalex.org/W3022587607","https://openalex.org/W3024869997","https://openalex.org/W3047479989","https://openalex.org/W3047593630","https://openalex.org/W3107463944","https://openalex.org/W3128388743","https://openalex.org/W3136017984","https://openalex.org/W4212923121","https://openalex.org/W4232836212","https://openalex.org/W4237773356","https://openalex.org/W4243779250","https://openalex.org/W6636949950","https://openalex.org/W6651121328","https://openalex.org/W6765321953","https://openalex.org/W6787275177"],"related_works":["https://openalex.org/W2478678491","https://openalex.org/W47178991","https://openalex.org/W3010881357","https://openalex.org/W3159782951","https://openalex.org/W32061769","https://openalex.org/W2083326997","https://openalex.org/W2406437277","https://openalex.org/W2590023945","https://openalex.org/W2600870322","https://openalex.org/W2095583817","https://openalex.org/W2527867252","https://openalex.org/W1998705914","https://openalex.org/W2520078153","https://openalex.org/W2796469349","https://openalex.org/W2109842136","https://openalex.org/W2797709961","https://openalex.org/W3125371248","https://openalex.org/W2538326938","https://openalex.org/W121324504","https://openalex.org/W3040396554"],"abstract_inverted_index":{"The":[0,187],"supersingular":[1],"isogeny":[2,33],"key":[3],"encapsulation":[4],"(SIKE)":[5],"protocol,":[6],"as":[7,17],"one":[8,240],"of":[9,154,208,242,248],"the":[10,18,25,30,87,107,111,123,127,131,150,155,168,173,177,184,215,219,227,236],"post-quantum":[11,49],"protocol":[12],"candidates,":[13],"is":[14,36,94,146],"widely":[15],"regarded":[16],"best":[19,220],"alternative":[20],"for":[21,61,86,197],"curve-based":[22],"cryptography.":[23],"However,":[24],"long":[26],"latency,":[27],"caused":[28],"by":[29,38,101,148,238],"serial":[31],"large-degree":[32],"computation":[34],"which":[35,164],"dominated":[37],"modular":[39,92,228],"multiplications,":[40],"has":[41],"made":[42],"it":[43],"less":[44],"competitive":[45],"than":[46,214],"most":[47],"popular":[48],"candidates.":[50],"In":[51],"this":[52],"paper,":[53],"we":[54,69,115,171],"propose":[55],"a":[56,71,98,117,191,206,245],"high-speed":[57],"and":[58,82,104,110,121,152,180,217],"low-latency":[59,91],"architecture":[60],"our":[62,138,199],"recently":[63],"presented":[64],"optimized":[65],"SIKE":[66,133,185],"algorithm.":[67],"Firstly,":[68],"design":[70,200],"new":[72],"field":[73],"arithmetic":[74,156],"logic":[75,120,157],"unit":[76,158],"(FALU)":[77],"with":[78,137,205,244],"many":[79],"algorithmic":[80],"transformations":[81],"architectural":[83],"optimizations.":[84],"Especially,":[85],"FALU,":[88],"an":[89,141],"extremely":[90],"multiplier":[93,229],"devised":[95],"based":[96,125],"on":[97,126,190],"modified":[99],"algorithm":[100],"fully":[102],"parallelizing":[103],"highly":[105],"optimizing":[106],"small-size":[108],"multipliers":[109],"reduction":[112],"submodules.":[113],"Secondly,":[114],"develop":[116],"compact":[118],"control":[119],"update":[122],"instructions":[124],"benchmark":[128],"provided":[129],"in":[130,160,250],"newest":[132],"library,":[134],"fitting":[135],"well":[136],"design.":[139],"Thirdly,":[140],"efficient":[142],"memory":[143],"access":[144],"method":[145],"proposed":[147,174],"scheduling":[149],"input":[151],"output":[153],"(ALU)":[159],"two":[161],"identical":[162],"RAMs,":[163],"can":[165],"significantly":[166],"reduce":[167],"latency.":[169],"Finally,":[170],"code":[172],"architectures":[175],"using":[176],"Verilog":[178],"language":[179],"integrate":[181],"them":[182],"into":[183],"library.":[186],"implementation":[188],"results":[189],"Xilinx":[192],"Virtex-7":[193],"FPGA":[194],"show":[195],"that":[196],"SIKEp751,":[198],"only":[201],"costs":[202],"9.3":[203],"ms":[204],"frequency":[207],"155.8":[209],"MHz,":[210],"about":[211],"2\u00d7":[212],"faster":[213],"state-of-the-art,":[216],"achieves":[218],"area":[221],"efficiency":[222],"among":[223],"existing":[224],"works.":[225],"Particularly,":[226],"merely":[230],"needs":[231],"16":[232],"clock":[233],"cycles,":[234],"reducing":[235],"delay":[237],"nearly":[239],"order":[241],"magnitude":[243],"small":[246],"factor":[247],"increase":[249],"hardware":[251],"resource.":[252]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}