{"id":"https://openalex.org/W3168570952","doi":"https://doi.org/10.1109/tcsi.2021.3081917","title":"Body Biased Sense Amplifier With Auto-Offset Mitigation for Low-Voltage SRAMs","display_name":"Body Biased Sense Amplifier With Auto-Offset Mitigation for Low-Voltage SRAMs","publication_year":2021,"publication_date":"2021-05-27","ids":{"openalex":"https://openalex.org/W3168570952","doi":"https://doi.org/10.1109/tcsi.2021.3081917","mag":"3168570952"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3081917","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3081917","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019960004","display_name":"Dhruv Patel","orcid":"https://orcid.org/0000-0003-4282-5337"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]},{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Dhruv Patel","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Waterloo, Waterloo, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0003-4282-5337","affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041607360","display_name":"Adam Neale","orcid":"https://orcid.org/0000-0001-5257-7694"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Adam Neale","raw_affiliation_strings":["Intel, Hillsboro, OR, USA","University of Waterloo, Waterloo, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055039109","display_name":"Derek Wright","orcid":"https://orcid.org/0000-0003-0411-4497"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Derek Wright","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-8256-9828","affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3586,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.78643108,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"68","issue":"8","first_page":"3265","last_page":"3278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.8141050338745117},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7923903465270996},{"id":"https://openalex.org/keywords/input-offset-voltage","display_name":"Input offset voltage","score":0.7014237642288208},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.657166600227356},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.6088529825210571},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5588781833648682},{"id":"https://openalex.org/keywords/differential-amplifier","display_name":"Differential amplifier","score":0.5081448554992676},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49309179186820984},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.4829794466495514},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4304262697696686},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42919105291366577},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.36289268732070923},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.33420610427856445},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.32584917545318604},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3255787491798401},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.293600857257843},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2238585650920868}],"concepts":[{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.8141050338745117},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7923903465270996},{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.7014237642288208},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.657166600227356},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.6088529825210571},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5588781833648682},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.5081448554992676},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49309179186820984},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.4829794466495514},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4304262697696686},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42919105291366577},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.36289268732070923},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.33420610427856445},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.32584917545318604},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3255787491798401},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.293600857257843},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2238585650920868},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2021.3081917","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3081917","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4692120745","display_name":null,"funder_award_id":"NSERCRGPIN-205034-2012052714","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":71,"referenced_works":["https://openalex.org/W236367199","https://openalex.org/W1489852011","https://openalex.org/W1520426062","https://openalex.org/W1522394535","https://openalex.org/W1536055436","https://openalex.org/W1538224235","https://openalex.org/W1552288384","https://openalex.org/W1572874636","https://openalex.org/W1585999621","https://openalex.org/W1594487572","https://openalex.org/W1966841456","https://openalex.org/W1970598944","https://openalex.org/W1979902309","https://openalex.org/W1982449882","https://openalex.org/W1982871476","https://openalex.org/W1990990765","https://openalex.org/W2002370540","https://openalex.org/W2015798074","https://openalex.org/W2028643888","https://openalex.org/W2028672011","https://openalex.org/W2029924700","https://openalex.org/W2046515116","https://openalex.org/W2048583641","https://openalex.org/W2053399310","https://openalex.org/W2056148264","https://openalex.org/W2079182753","https://openalex.org/W2079486027","https://openalex.org/W2096917901","https://openalex.org/W2112569346","https://openalex.org/W2114758430","https://openalex.org/W2115376510","https://openalex.org/W2116766520","https://openalex.org/W2119426820","https://openalex.org/W2122626986","https://openalex.org/W2127190809","https://openalex.org/W2134049162","https://openalex.org/W2139138351","https://openalex.org/W2140823559","https://openalex.org/W2145071646","https://openalex.org/W2148846960","https://openalex.org/W2150220758","https://openalex.org/W2150460978","https://openalex.org/W2150526221","https://openalex.org/W2156167918","https://openalex.org/W2157693067","https://openalex.org/W2162250277","https://openalex.org/W2167869933","https://openalex.org/W2170938428","https://openalex.org/W2281229150","https://openalex.org/W2345889297","https://openalex.org/W2524971917","https://openalex.org/W2540743697","https://openalex.org/W2542501757","https://openalex.org/W2545471485","https://openalex.org/W2548084981","https://openalex.org/W2586231835","https://openalex.org/W2700223188","https://openalex.org/W2787664620","https://openalex.org/W2920650667","https://openalex.org/W3135123621","https://openalex.org/W3143002681","https://openalex.org/W4241620505","https://openalex.org/W6632382956","https://openalex.org/W6648229122","https://openalex.org/W6654302961","https://openalex.org/W6674761567","https://openalex.org/W6676965778","https://openalex.org/W6679062542","https://openalex.org/W6696294842","https://openalex.org/W6733344436","https://openalex.org/W6791429226"],"related_works":["https://openalex.org/W3085306935","https://openalex.org/W4388145675","https://openalex.org/W2146647189","https://openalex.org/W2806715440","https://openalex.org/W2074628056","https://openalex.org/W2951387119","https://openalex.org/W2913250844","https://openalex.org/W1993302120","https://openalex.org/W2181476449","https://openalex.org/W1989562635"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3],"Differential-Input":[4],"Body":[5],"Bias":[6],"Sense":[7],"Amplifier":[8],"(DIBBSA)":[9],"with":[10,48],"an":[11,137],"auto-offset":[12],"mitigation":[13],"feature":[14],"suitable":[15],"for":[16,93],"low-voltage":[17],"SRAMs":[18],"where":[19],"the":[20,27,33,36,44,63,94,140,147,176],"differential":[21,143],"bitline":[22],"signals":[23],"are":[24],"applied":[25],"to":[26,32,56,106,117,153,161,166,172],"sources":[28],"as":[29,31],"well":[30],"body":[34,58],"of":[35,68,150],"critical":[37],"sensing":[38],"transistors.":[39],"We":[40],"simulated":[41],"and":[42,97,103,112,114,126,168,178],"fabricated":[43],"proposed":[45,95],"DIBBSA":[46],"architecture":[47],"various":[49],"operational":[50],"modes":[51,99],"in":[52,61,81,88,101,136],"65-nm":[53],"CMOS":[54],"technology":[55],"analyze":[57],"biasing's":[59],"effectiveness":[60],"mitigating":[62],"offset.":[64],"The":[65,84],"standard":[66],"deviation":[67],"offset":[69],"(":[70],"\u03c3":[71,89],"<sub":[72,90],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[73,91],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">OS</sub>":[74,92],")":[75],"was":[76],"measured":[77],"over":[78],"5120":[79],"SAs":[80,135],"10":[82],"ICs.":[83],"iso-gate":[85],"area":[86],"reduction":[87],"DIBBSA-FL":[96,177],"DIBBSA-PD":[98,179],"resulted":[100],"68.1%":[102],"61.9%":[104],"compared":[105,116,165,171],"conventional":[107],"Current":[108],"Latch":[109,119],"SA":[110,120],"(CLSA)":[111],"24.1%":[113],"18.1%":[115],"Voltage":[118],"(VLSA)":[121],"at":[122,156],"0.4":[123,157],"V":[124,158],"supply":[125],"25":[127],"\u00b0C,":[128],"respectively.":[129],"Carried":[130],"out":[131],"measurements":[132],"on":[133],"512":[134],"IC":[138],"show":[139],"minimum":[141],"required":[142],"input":[144],"voltage":[145],"across":[146],"temperature":[148],"range":[149],"0":[151],"\u00b0C":[152,155],"75":[154],"is":[159],"achieved":[160],"be":[162],"48%":[163],"lower":[164,170],"CLSA":[167],"28%":[169],"VLSA":[173],"by":[174],"both":[175],"modes.":[180]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}