{"id":"https://openalex.org/W3164781058","doi":"https://doi.org/10.1109/tcsi.2021.3079986","title":"Optimized Synthesis Method for Ultra-Low Power Multi-Input Material Implication Logic With Emerging Non-Volatile Memories","display_name":"Optimized Synthesis Method for Ultra-Low Power Multi-Input Material Implication Logic With Emerging Non-Volatile Memories","publication_year":2021,"publication_date":"2021-05-20","ids":{"openalex":"https://openalex.org/W3164781058","doi":"https://doi.org/10.1109/tcsi.2021.3079986","mag":"3164781058"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3079986","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3079986","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1248301","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021479723","display_name":"Francesco Maria Puglisi","orcid":"https://orcid.org/0000-0001-6178-2614"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Maria Puglisi","raw_affiliation_strings":["Dipartimento di Ingegneria \u201cEnzo Ferrari,\u201d, Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria \u201cEnzo Ferrari,\u201d, Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080752925","display_name":"Tommaso Zanotti","orcid":"https://orcid.org/0000-0002-4145-8830"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Tommaso Zanotti","raw_affiliation_strings":["Dipartimento di Ingegneria \u201cEnzo Ferrari,\u201d, Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria \u201cEnzo Ferrari,\u201d, Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005663559","display_name":"Paolo Pavan","orcid":"https://orcid.org/0000-0001-5420-1797"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Pavan","raw_affiliation_strings":["Dipartimento di Ingegneria \u201cEnzo Ferrari,\u201d, Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria \u201cEnzo Ferrari,\u201d, Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5021479723"],"corresponding_institution_ids":["https://openalex.org/I122346577"],"apc_list":null,"apc_paid":null,"fwci":0.4048,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.59890957,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"68","issue":"11","first_page":"4433","last_page":"4443"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6487421989440918},{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.6399989128112793},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5872393846511841},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5792409777641296},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5279033780097961},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5174813270568848},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4944736957550049},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.48229172825813293},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.4436352550983429},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.44201332330703735},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.44180214405059814},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4400119185447693},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41376304626464844},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3299371600151062},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2740533947944641},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13555440306663513},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09490686655044556},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08938997983932495},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0854073166847229}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6487421989440918},{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.6399989128112793},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5872393846511841},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5792409777641296},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5279033780097961},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5174813270568848},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4944736957550049},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.48229172825813293},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.4436352550983429},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.44201332330703735},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.44180214405059814},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4400119185447693},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41376304626464844},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3299371600151062},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2740533947944641},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13555440306663513},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09490686655044556},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08938997983932495},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0854073166847229},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2021.3079986","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3079986","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:iris.unimore.it:11380/1248301","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1248301","pdf_url":null,"source":{"id":"https://openalex.org/S4377196326","display_name":"Iris Unimore (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1248301","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1248301","pdf_url":null,"source":{"id":"https://openalex.org/S4377196326","display_name":"Iris Unimore (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W171417176","https://openalex.org/W1943376429","https://openalex.org/W1966433652","https://openalex.org/W2016088542","https://openalex.org/W2025674646","https://openalex.org/W2053619330","https://openalex.org/W2066280488","https://openalex.org/W2074865640","https://openalex.org/W2131107384","https://openalex.org/W2172307690","https://openalex.org/W2220593183","https://openalex.org/W2286699138","https://openalex.org/W2307089955","https://openalex.org/W2345622364","https://openalex.org/W2409932422","https://openalex.org/W2550458568","https://openalex.org/W2569842290","https://openalex.org/W2594474754","https://openalex.org/W2750945255","https://openalex.org/W2761437135","https://openalex.org/W2798307830","https://openalex.org/W2891596554","https://openalex.org/W2894173111","https://openalex.org/W2896474101","https://openalex.org/W2898646080","https://openalex.org/W2979919890","https://openalex.org/W2985586802","https://openalex.org/W2985844759","https://openalex.org/W3006528850","https://openalex.org/W3012143325","https://openalex.org/W3016284022","https://openalex.org/W3016579596","https://openalex.org/W3017036299","https://openalex.org/W3018451868","https://openalex.org/W3024448307","https://openalex.org/W3039182055","https://openalex.org/W3090584989","https://openalex.org/W3206917377","https://openalex.org/W4234966326","https://openalex.org/W6704402733"],"related_works":["https://openalex.org/W3129977055","https://openalex.org/W2101877870","https://openalex.org/W2386022279","https://openalex.org/W659242671","https://openalex.org/W4387767018","https://openalex.org/W1551512938","https://openalex.org/W1828408332","https://openalex.org/W3105918491","https://openalex.org/W4372324531","https://openalex.org/W2141681810"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,40],"revisit":[4],"Boole\u2019s":[5,27],"expansion":[6,28],"theorem":[7,29],"to":[8,45,52,77,146,154],"propose":[9],"a":[10,42,79,120],"new":[11],"synthesis":[12],"method":[13,65,118],"for":[14,36],"implication":[15,38,129],"logic":[16,55,96,130,135],"circuits":[17],"based":[18],"on":[19,67],"memristors.":[20],"By":[21],"rewriting":[22],"the":[23,37,47,59,72,84,124,133,138],"sum-of-products":[24],"form":[25],"of":[26,49,74,86,95,126,132,141],"in":[30,58,112],"terms":[31],"that":[32,108],"are":[33,109,158],"best":[34],"suited":[35],"logic,":[39],"develop":[41],"generalized":[43],"rule":[44],"derive":[46],"sequence":[48],"operations":[50],"needed":[51],"realize":[53],"any":[54],"function":[56,82,136],"written":[57],"classical":[60],"AND-OR":[61],"form.":[62],"The":[63,116],"proposed":[64,117],"leverages":[66],"multi-input":[68],"operation,":[69],"minimizing":[70],"both":[71],"number":[73,85],"steps":[75],"required":[76],"compute":[78],"given":[80],"Boolean":[81],"and":[83,105,128,143],"memristors":[87],"involved.":[88],"Moreover,":[89],"it":[90],"allows":[91,119],"using":[92],"well-established":[93],"methods":[94],"circuit":[97,156],"optimization":[98],"like":[99],"binary":[100],"decision":[101],"diagrams,":[102],"Karnaugh":[103],"maps,":[104],"heuristic":[106],"algorithms,":[107],"already":[110],"implemented":[111],"commercial":[113],"CAD":[114],"software.":[115],"fair":[121],"comparison":[122],"between":[123],"performance":[125,157],"CMOS":[127],"implementations":[131],"same":[134,139],"under":[137],"degree":[140],"optimization,":[142],"is":[144],"shown":[145],"outperform":[147],"existing":[148],"approaches.":[149],"Possible":[150],"device-circuit":[151],"co-design":[152],"strategies":[153],"optimize":[155],"finally":[159],"discussed.":[160]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}