{"id":"https://openalex.org/W3146300717","doi":"https://doi.org/10.1109/tcsi.2021.3066886","title":"Digital Non-Linearity Calibration for ADCs With Redundancy Using a New LUT Approach","display_name":"Digital Non-Linearity Calibration for ADCs With Redundancy Using a New LUT Approach","publication_year":2021,"publication_date":"2021-04-02","ids":{"openalex":"https://openalex.org/W3146300717","doi":"https://doi.org/10.1109/tcsi.2021.3066886","mag":"3146300717"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3066886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3066886","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072282417","display_name":"Antonio Gin\u00e9s","orcid":"https://orcid.org/0000-0001-5272-5802"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Gines","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Universidad de Sevilla, Seville, Spain"],"raw_orcid":"https://orcid.org/0000-0001-5272-5802","affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006780064","display_name":"Gildas L\u00e9ger","orcid":"https://orcid.org/0000-0002-2310-7906"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Gildas Leger","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Universidad de Sevilla, Seville, Spain"],"raw_orcid":"https://orcid.org/0000-0002-2310-7906","affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091600572","display_name":"E. Peral\u00edas","orcid":"https://orcid.org/0000-0003-0629-0785"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eduardo Peralias","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Universidad de Sevilla, Seville, Spain"],"raw_orcid":"https://orcid.org/0000-0003-0629-0785","affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4358,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.52767603,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"68","issue":"8","first_page":"3197","last_page":"3210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7267334461212158},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6878135204315186},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6697745323181152},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6322460174560547},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.586093544960022},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.55164635181427},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5083226561546326},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4489634335041046},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.4288952946662903},{"id":"https://openalex.org/keywords/sample-and-hold","display_name":"Sample and hold","score":0.41398006677627563},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35622072219848633},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.20610132813453674},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1994996964931488},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17307820916175842},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13071292638778687},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1012715995311737}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7267334461212158},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6878135204315186},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6697745323181152},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6322460174560547},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.586093544960022},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.55164635181427},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5083226561546326},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4489634335041046},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.4288952946662903},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.41398006677627563},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35622072219848633},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.20610132813453674},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1994996964931488},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17307820916175842},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13071292638778687},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1012715995311737},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2021.3066886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3066886","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1520981747","https://openalex.org/W1584667699","https://openalex.org/W1585065018","https://openalex.org/W1885128186","https://openalex.org/W1910810368","https://openalex.org/W1988383119","https://openalex.org/W1995817555","https://openalex.org/W2021831452","https://openalex.org/W2052276427","https://openalex.org/W2082277001","https://openalex.org/W2101468035","https://openalex.org/W2106947400","https://openalex.org/W2110951779","https://openalex.org/W2111642149","https://openalex.org/W2115877157","https://openalex.org/W2137740093","https://openalex.org/W2139475822","https://openalex.org/W2143298589","https://openalex.org/W2144821610","https://openalex.org/W2150650677","https://openalex.org/W2152385583","https://openalex.org/W2152434001","https://openalex.org/W2177594704","https://openalex.org/W2286538849","https://openalex.org/W2402294174","https://openalex.org/W2537264164","https://openalex.org/W2589586115","https://openalex.org/W2782303535","https://openalex.org/W2802617484","https://openalex.org/W2895977457","https://openalex.org/W2913165060","https://openalex.org/W2937242692","https://openalex.org/W2987467556","https://openalex.org/W6634913629"],"related_works":["https://openalex.org/W1537242034","https://openalex.org/W2128958016","https://openalex.org/W1515994202","https://openalex.org/W2945758480","https://openalex.org/W2897882318","https://openalex.org/W2783837712","https://openalex.org/W2704490109","https://openalex.org/W4386861788","https://openalex.org/W2081489636","https://openalex.org/W2314301201"],"abstract_inverted_index":{"This":[0,82],"paper":[1],"presents":[2],"a":[3,58,92,129,143,179],"novel":[4],"Look-up":[5],"Table":[6],"(LUT)":[7],"calibration":[8,108,119,190],"technique":[9],"for":[10,73],"static":[11],"non-linearity":[12],"compensation":[13],"in":[14,43,91,116,178],"analog-to-digital":[15],"converters":[16],"(ADCs)":[17],"with":[18,94,123],"digital":[19,130],"redundancy,":[20,95],"such":[21],"as":[22],"Successive":[23],"Approximation":[24],"Register":[25],"(SAR),":[26],"Algorithmic,":[27],"Sub-ranging":[28],"or":[29],"Pipeline":[30,160,175],"ADCs.":[31],"The":[32,151],"method":[33,152],"compensates":[34],"the":[35,39,53,74,96,105,117,134,147,188],"performance":[36],"limitations":[37],"of":[38,45,57,133,194],"conventional":[40,118],"LUT":[41],"approach":[42],"presence":[44],"comparison":[46],"noise":[47],"and/or":[48],"non-monotonicity.":[49],"In":[50],"these":[51],"circumstances,":[52],"input-output":[54],"transfer":[55],"function":[56],"redundant":[59,149],"ADC":[60,161,176],"becomes":[61,109],"significantly":[62],"multivalued":[63,140],"-":[64],"that":[65,104,187],"is,":[66],"different":[67,79],"output":[68],"codes":[69],"can":[70],"be":[71],"achieved":[72],"same":[75],"input":[76,201],"level":[77],"at":[78,164,199],"time":[80],"instants.":[81],"behavior":[83],"is":[84,100,113],"motivated":[85],"because":[86],"from":[87,171],"sample":[88],"to":[89,146],"sample,":[90],"design":[93],"processing":[97],"signal":[98],"path":[99],"not":[101,114],"unique,":[102],"causing":[103],"error":[106],"under":[107],"time-dependent,":[110],"something":[111],"which":[112,138],"contemplated":[115],"model.":[120],"To":[121],"deal":[122],"this":[124,126],"effect,":[125],"work":[127],"proposes":[128],"low-cost":[131],"post-processing":[132],"standardized":[135],"Integral-Non-linearity":[136],"(INL),":[137],"resolves":[139],"situations":[141],"using":[142],"direct":[144],"access":[145],"internal":[148],"codes.":[150],"improvements":[153],"are":[154],"validated":[155],"by":[156,168],"realistic":[157],"SAR":[158],"and":[159,167],"case":[162],"studies":[163],"behavioral":[165],"level,":[166],"experimental":[169,184],"data":[170],"an":[172,192],"11-bit":[173],"60Msps":[174],"implemented":[177],"130nm":[180],"CMOS":[181],"process.":[182],"These":[183],"results":[185],"show":[186],"proposed":[189],"achieves":[191],"improvement":[193],"approximately":[195],"1.6":[196],"effective":[197],"bits":[198],"full-scale":[200],"amplitude.":[202]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}