{"id":"https://openalex.org/W3139521791","doi":"https://doi.org/10.1109/tcsi.2021.3064189","title":"Challenges and Trends of SRAM-Based Computing-In-Memory for AI Edge Devices","display_name":"Challenges and Trends of SRAM-Based Computing-In-Memory for AI Edge Devices","publication_year":2021,"publication_date":"2021-03-22","ids":{"openalex":"https://openalex.org/W3139521791","doi":"https://doi.org/10.1109/tcsi.2021.3064189","mag":"3139521791"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3064189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3064189","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004072847","display_name":"Chuan-Jia Jhang","orcid":"https://orcid.org/0000-0001-7599-495X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chuan-Jia Jhang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059176059","display_name":"Cheng-Xin Xue","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Xin Xue","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013384597","display_name":"Je-Min Hung","orcid":"https://orcid.org/0000-0002-2721-1401"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Je-Min Hung","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046585283","display_name":"Fu-Chun Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Fu-Chun Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023225287","display_name":"Meng\u2010Fan Chang","orcid":"https://orcid.org/0000-0001-6905-6350"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Fan Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0001-6905-6350","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5004072847"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":17.9989,"has_fulltext":false,"cited_by_count":256,"citation_normalized_percentile":{"value":0.99643615,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":"68","issue":"5","first_page":"1773","last_page":"1786"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7831226587295532},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.686299204826355},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6755215525627136},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6688521504402161},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6247631311416626},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.5735015869140625},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5021035671234131},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.49060001969337463},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4163632392883301},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36784958839416504},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29578423500061035},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25008970499038696}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7831226587295532},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.686299204826355},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6755215525627136},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6688521504402161},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6247631311416626},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.5735015869140625},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5021035671234131},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.49060001969337463},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4163632392883301},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36784958839416504},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29578423500061035},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25008970499038696},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2021.3064189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3064189","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":59,"referenced_works":["https://openalex.org/W1968310982","https://openalex.org/W1983788629","https://openalex.org/W2055411146","https://openalex.org/W2080441840","https://openalex.org/W2097117768","https://openalex.org/W2106339466","https://openalex.org/W2113307832","https://openalex.org/W2133614817","https://openalex.org/W2137459077","https://openalex.org/W2163605009","https://openalex.org/W2282030913","https://openalex.org/W2331783522","https://openalex.org/W2501808157","https://openalex.org/W2527492855","https://openalex.org/W2606722458","https://openalex.org/W2742608242","https://openalex.org/W2790511620","https://openalex.org/W2790556218","https://openalex.org/W2792893539","https://openalex.org/W2793009352","https://openalex.org/W2794288888","https://openalex.org/W2805362231","https://openalex.org/W2898665561","https://openalex.org/W2898913080","https://openalex.org/W2898994846","https://openalex.org/W2913035851","https://openalex.org/W2920866490","https://openalex.org/W2921013323","https://openalex.org/W2921329602","https://openalex.org/W2922487710","https://openalex.org/W2949303365","https://openalex.org/W2965129158","https://openalex.org/W2966285227","https://openalex.org/W2970608956","https://openalex.org/W2993507867","https://openalex.org/W3003821665","https://openalex.org/W3012975573","https://openalex.org/W3015432327","https://openalex.org/W3015887053","https://openalex.org/W3015980402","https://openalex.org/W3016014942","https://openalex.org/W3016021860","https://openalex.org/W3016123840","https://openalex.org/W3017968097","https://openalex.org/W3024621361","https://openalex.org/W4232909776","https://openalex.org/W6642391461","https://openalex.org/W6664188284","https://openalex.org/W6676931166","https://openalex.org/W6684191040","https://openalex.org/W6727867346","https://openalex.org/W6741974063","https://openalex.org/W6748877789","https://openalex.org/W6748967906","https://openalex.org/W6750171416","https://openalex.org/W6775551420","https://openalex.org/W6775788069","https://openalex.org/W6776031497","https://openalex.org/W6776778896"],"related_works":["https://openalex.org/W4322580884","https://openalex.org/W3212430008","https://openalex.org/W2960205134","https://openalex.org/W4391088680","https://openalex.org/W4280603410","https://openalex.org/W2966740705","https://openalex.org/W2765081478","https://openalex.org/W2884704274","https://openalex.org/W2518875864","https://openalex.org/W4283713746"],"abstract_inverted_index":{"When":[0],"applied":[1],"to":[2,22,47],"artificial":[3],"intelligence":[4],"edge":[5],"devices,":[6],"the":[7,18,23,27,33,36,69,76],"conventionally":[8],"von":[9],"Neumann":[10],"computing":[11],"architecture":[12],"imposes":[13],"numerous":[14],"challenges":[15,73],"(e.g.,":[16],"improving":[17],"energy":[19],"efficiency),":[20],"due":[21],"memory-wall":[24],"bottleneck":[25],"involving":[26],"frequent":[28],"movement":[29],"of":[30,79],"data":[31],"between":[32],"memory":[34,52],"and":[35,60,72,93],"processing":[37],"elements":[38],"(PE).":[39],"Computing-in-memory":[40],"(CIM)":[41],"is":[42],"a":[43],"promising":[44],"candidate":[45],"approach":[46],"breaking":[48],"through":[49],"this":[50],"so-called":[51],"wall":[53],"bottleneck.":[54],"SRAM":[55],"cells":[56],"provide":[57],"unlimited":[58],"endurance":[59],"compatibility":[61],"with":[62],"state-of-the-art":[63],"logic":[64,92],"processes.":[65],"This":[66,82],"paper":[67,83],"outlines":[68],"background,":[70],"trends,":[71],"involved":[74],"in":[75],"further":[77],"development":[78],"SRAM-CIM":[80,88],"macros.":[81],"also":[84],"reviews":[85],"recent":[86],"silicon-verified":[87],"macros":[89],"designed":[90],"for":[91],"multiplication-accumulation":[94],"(MAC)":[95],"operations.":[96]},"counts_by_year":[{"year":2026,"cited_by_count":10},{"year":2025,"cited_by_count":69},{"year":2024,"cited_by_count":63},{"year":2023,"cited_by_count":61},{"year":2022,"cited_by_count":44},{"year":2021,"cited_by_count":9}],"updated_date":"2026-05-08T15:41:06.802602","created_date":"2025-10-10T00:00:00"}
