{"id":"https://openalex.org/W3138043821","doi":"https://doi.org/10.1109/tcsi.2021.3059484","title":"A Compact Transformer-Based Fractional-N ADPLL in 10-nm FinFET CMOS","display_name":"A Compact Transformer-Based Fractional-N ADPLL in 10-nm FinFET CMOS","publication_year":2021,"publication_date":"2021-03-19","ids":{"openalex":"https://openalex.org/W3138043821","doi":"https://doi.org/10.1109/tcsi.2021.3059484","mag":"3138043821"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2021.3059484","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3059484","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/9408528/09382013.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/8919/9408528/09382013.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018117808","display_name":"Chao-Chieh Li","orcid":null},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["IE","TW"],"is_corresponding":true,"raw_author_name":"Chao-Chieh Li","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0003-1159-699X","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101878884","display_name":"Min-Shueh Yuan","orcid":"https://orcid.org/0000-0003-4902-1358"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Min-Shueh Yuan","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0003-4902-1358","affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101071065","display_name":"Chia-Chun Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Chun Liao","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110703839","display_name":"Chih-Hsien Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hsien Chang","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102161132","display_name":"Yu\u2010Tso Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Tso Lin","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049719560","display_name":"Tsung-Hsien Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Hsien Tsai","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0001-6440-2146","affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109247849","display_name":"Tien-Chien Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tien-Chien Huang","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089889672","display_name":"Hsien-Yuan Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsien-Yuan Liao","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113785469","display_name":"Chung-Ting Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Ting Lu","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110751264","display_name":"Hung-Yi Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Yi Kuo","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083857147","display_name":"Augusto R. Ximenes","orcid":"https://orcid.org/0000-0003-4858-305X"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Augusto Ronchini Ximenes","raw_affiliation_strings":["Microelectronics Department, Delft University of Technology, Delft, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Department, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin (UCD), Dublin, Ireland"],"raw_orcid":"https://orcid.org/0000-0001-9848-1129","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin (UCD), Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5018117808"],"corresponding_institution_ids":["https://openalex.org/I100930933","https://openalex.org/I4210120917"],"apc_list":null,"apc_paid":null,"fwci":1.0167,"has_fulltext":true,"cited_by_count":12,"citation_normalized_percentile":{"value":0.75253347,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"68","issue":"5","first_page":"1881","last_page":"1891"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7290462255477905},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5823959112167358},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.52022784948349},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.46796709299087524},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45592525601387024},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.45348188281059265},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.43016886711120605},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4292447865009308},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3716988265514374},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3353974223136902},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1998482346534729},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18048369884490967}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7290462255477905},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5823959112167358},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.52022784948349},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.46796709299087524},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45592525601387024},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.45348188281059265},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.43016886711120605},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4292447865009308},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3716988265514374},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3353974223136902},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1998482346534729},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18048369884490967},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2021.3059484","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3059484","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/9408528/09382013.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:tud:oai:tudelft.nl:uuid:c61a1e6a-7760-457f-b79f-638bd2f3baf7","is_oa":true,"landing_page_url":"http://resolver.tudelft.nl/uuid:c61a1e6a-7760-457f-b79f-638bd2f3baf7","pdf_url":"http://resolver.tudelft.nl/uuid:c61a1e6a-7760-457f-b79f-638bd2f3baf7","source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Circuits and Systems Part 1: Regular Papers, 68(5)","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/tcsi.2021.3059484","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2021.3059484","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/9408528/09382013.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5906654117","display_name":null,"funder_award_id":"14/RP/I2921","funder_id":"https://openalex.org/F4320320847","funder_display_name":"Science Foundation Ireland"}],"funders":[{"id":"https://openalex.org/F4320320847","display_name":"Science Foundation Ireland","ror":"https://ror.org/0271asj38"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3138043821.pdf","grobid_xml":"https://content.openalex.org/works/W3138043821.grobid-xml"},"referenced_works_count":32,"referenced_works":["https://openalex.org/W1949681705","https://openalex.org/W1967447536","https://openalex.org/W1974955739","https://openalex.org/W1989484081","https://openalex.org/W2038284388","https://openalex.org/W2053713463","https://openalex.org/W2055218043","https://openalex.org/W2069028680","https://openalex.org/W2077539642","https://openalex.org/W2098907338","https://openalex.org/W2102596261","https://openalex.org/W2114529226","https://openalex.org/W2118616136","https://openalex.org/W2129463322","https://openalex.org/W2142610168","https://openalex.org/W2151494083","https://openalex.org/W2227038539","https://openalex.org/W2291605840","https://openalex.org/W2524907648","https://openalex.org/W2559073178","https://openalex.org/W2570488823","https://openalex.org/W2596943636","https://openalex.org/W2611384543","https://openalex.org/W2617743072","https://openalex.org/W2789248965","https://openalex.org/W2896315564","https://openalex.org/W2897883690","https://openalex.org/W2965444073","https://openalex.org/W2966268229","https://openalex.org/W3020714078","https://openalex.org/W6689412875","https://openalex.org/W6748963127"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W1522446673","https://openalex.org/W1485868897","https://openalex.org/W2086436170","https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2374354148","https://openalex.org/W2943997861","https://openalex.org/W2198645257","https://openalex.org/W67296738"],"abstract_inverted_index":{"In":[0],"this":[1,82,132],"article,":[2],"we":[3],"introduce":[4],"a":[5,14,40,97],"fractional-N":[6,98,120,143],"all-digital":[7],"phase-locked":[8],"loop":[9],"(ADPLL)":[10],"architecture":[11],"based":[12],"on":[13],"single":[15],"LC-tank,":[16],"featuring":[17],"an":[18,52,59,123,135,141],"ultra-wide":[19],"tuning":[20],"range":[21],"(TR)":[22],"and":[23,114,172,191,194],"optimized":[24],"for":[25,71],"ultra-low":[26],"area":[27,110,124,163,195],"in":[28,36,49,96,140,179],"10-nm":[29],"FinFET":[30,38],"CMOS.":[31],"Underpinned":[32],"by":[33,111],"excellent":[34],"switches":[35],"the":[37,72,92,107,118,151],"technology,":[39],"high":[41],"turn-on/off":[42],"capacitance":[43],"ratio":[44],"of":[45,138,145,157,189,201],"LC-tank":[46],"switched":[47],"capacitors,":[48],"addition":[50],"to":[51,64,69,90],"adjustable":[53],"magnetic":[54],"coupling":[55],"technique,":[56],"yields":[57],"almost":[58],"octave":[60],"TR":[61,170,183,193],"from":[62],"10.8":[63],"19.3GHz.":[65],"A":[66,85,101],"new":[67,86],"method":[68],"compensate":[70],"tracking-bank":[73],"resolution":[74,94],"can":[75],"maintain":[76],"its":[77],"quantization":[78],"noise":[79,175],"level":[80],"over":[81],"wide":[83,169],"TR.":[84],"scheme":[87],"is":[88],"adopted":[89],"overcome":[91],"metastability":[93],"problem":[95],"ADPLL":[99],"operation.":[100],"low-complexity":[102],"TDC":[103],"gain":[104],"estimator":[105],"reduces":[106],"digital":[108],"core":[109],"progressive":[112],"averaging":[113],"time-division":[115],"multiplexing.":[116],"Among":[117],"published":[119],"PLLs":[121],"with":[122,181],"smaller":[125],"than":[126],"0.1mm":[127],"<sup":[128,165],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[129,166,186,198],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[130,167],",":[131],"work":[133],"achieves":[134],"rms":[136],"jitter":[137,154],"725fs":[139],"internal":[142],"mode":[144],"ADPLL's":[146],"phase":[147],"detector":[148],"(2.7-4.825GHz)":[149],"yielding":[150],"best":[152],"overall":[153],"figure-of-merit":[155],"(FOM)":[156],"-232dB.":[158],"This":[159],"topology":[160],"features":[161],"small":[162],"(0.034mm":[164],"),":[168],"(56.5%)":[171],"good":[173],"supply":[174],"rejection":[176],"(1.8%/V),":[177],"resulting":[178],"FOMs":[180],"normalized":[182,192],"(FOM":[184,196],"<sub":[185,197],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">T</sub>":[187],")":[188,200],"-247dB,":[190],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">TA</sub>":[199],"-262dB.":[202]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}