{"id":"https://openalex.org/W3116336043","doi":"https://doi.org/10.1109/tcsi.2020.3044836","title":"Dynamic Read V<sub>MIN</sub> and Yield Estimation for Nanoscale SRAMs","display_name":"Dynamic Read V<sub>MIN</sub> and Yield Estimation for Nanoscale SRAMs","publication_year":2020,"publication_date":"2020-12-25","ids":{"openalex":"https://openalex.org/W3116336043","doi":"https://doi.org/10.1109/tcsi.2020.3044836","mag":"3116336043"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2020.3044836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.3044836","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101771348","display_name":"Shourya Gupta","orcid":"https://orcid.org/0000-0002-1804-5202"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shourya Gupta","raw_affiliation_strings":["Charles L. Brown Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA"],"raw_orcid":"https://orcid.org/0000-0002-1804-5202","affiliations":[{"raw_affiliation_string":"Charles L. Brown Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080557997","display_name":"Benton H. Calhoun","orcid":"https://orcid.org/0000-0002-3770-5050"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benton H. Calhoun","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA"],"raw_orcid":"https://orcid.org/0000-0002-3770-5050","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":0.5047,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.653094,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"68","issue":"3","first_page":"1171","last_page":"1182"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6546064615249634},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6250897645950317},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5650395154953003},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5485074520111084},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4848424196243286},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4747731387615204},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4235416054725647},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.41879767179489136},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4174036681652069},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.328045129776001},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1922614872455597},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.189194917678833},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15055641531944275},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12336570024490356},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.12097048759460449}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6546064615249634},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6250897645950317},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5650395154953003},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5485074520111084},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4848424196243286},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4747731387615204},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4235416054725647},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.41879767179489136},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4174036681652069},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.328045129776001},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1922614872455597},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.189194917678833},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15055641531944275},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12336570024490356},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.12097048759460449},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2020.3044836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.3044836","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3686978712","display_name":null,"funder_award_id":"FA8650-18-2-7844","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1973839642","https://openalex.org/W2004965314","https://openalex.org/W2014312666","https://openalex.org/W2015446620","https://openalex.org/W2025385502","https://openalex.org/W2033246483","https://openalex.org/W2036991999","https://openalex.org/W2038297000","https://openalex.org/W2080315717","https://openalex.org/W2100483769","https://openalex.org/W2102655721","https://openalex.org/W2103793078","https://openalex.org/W2106607114","https://openalex.org/W2109579847","https://openalex.org/W2114810610","https://openalex.org/W2119300509","https://openalex.org/W2120353978","https://openalex.org/W2126870523","https://openalex.org/W2129938207","https://openalex.org/W2131833150","https://openalex.org/W2132621842","https://openalex.org/W2135880741","https://openalex.org/W2140823559","https://openalex.org/W2154477062","https://openalex.org/W2159874000","https://openalex.org/W2162613878","https://openalex.org/W2167981182","https://openalex.org/W2248790281","https://openalex.org/W2609881373","https://openalex.org/W2734380489","https://openalex.org/W2751272872","https://openalex.org/W2792232768","https://openalex.org/W2793901141","https://openalex.org/W2899871389","https://openalex.org/W3007520149","https://openalex.org/W3139804307","https://openalex.org/W3144097696","https://openalex.org/W4232904678","https://openalex.org/W4239060391","https://openalex.org/W4252004518","https://openalex.org/W6677705767"],"related_works":["https://openalex.org/W2537086382","https://openalex.org/W4388937616","https://openalex.org/W2185483573","https://openalex.org/W2605939216","https://openalex.org/W2108986771","https://openalex.org/W2784027635","https://openalex.org/W2550704533","https://openalex.org/W2542723386","https://openalex.org/W2037625031","https://openalex.org/W2129294024"],"abstract_inverted_index":{"The":[0,102],"design":[1,159,164],"and":[2,10,19,45,54,60,67,74,84,118,123,135,161,170],"verification":[3],"process":[4],"for":[5,153],"SRAMs":[6],"can":[7,149],"be":[8,150],"long":[9],"tedious":[11],"due":[12],"to":[13,48,92,109,156,166],"the":[14,20,41,50,55,63,68,88,105,111,147,163],"very":[15,151],"large":[16,21],"multi-dimensional":[17],"design-space":[18],"computational":[22],"time":[23,80],"of":[24,81,104,113,138],"Monte-Carlo":[25],"(MC)":[26],"simulations.":[27],"In":[28,127],"this":[29,144],"work,":[30],"we":[31],"propose":[32],"a":[33,77],"fast":[34],"analytical":[35],"model,":[36],"which":[37],"takes":[38],"into":[39],"account":[40],"supply-voltage,":[42],"temperature,":[43],"process-variations,":[44],"array-design":[46],"variables":[47],"characterize":[49],"critical":[51],"read":[52],"path":[53],"small":[56],"signal":[57],"differential":[58],"sensing":[59],"then":[61],"evaluates":[62],"read-access":[64],"failure":[65],"probability":[66],"corresponding":[69],"V":[70],"<sub":[71],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[72],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">MIN</sub>":[73],"yield.":[75],"With":[76],"low":[78],"evaluation":[79],"15":[82],"seconds":[83],"<;":[85],"6%":[86],"error,":[87],"model":[89],"is":[90],"used":[91,108],"evaluate":[93],"~":[94],"160K":[95],"different":[96],"SRAM":[97,154],"designs":[98],"in":[99,143],"20":[100],"hours.":[101],"results":[103,131],"dataset":[106],"are":[107,141],"analyze":[110,162],"effect":[112],"key":[114],"design-variables":[115],"on":[116],"yield":[117],"performance,":[119],"determine":[120],"inter-variable":[121],"correlation,":[122],"calculate":[124,158],"feature":[125],"importance.":[126],"particular,":[128],"important":[129],"statistical":[130],"about":[132],"sense-amplifier-enable":[133],"timing":[134],"dynamic":[136],"behavior":[137],"frequency":[139],"correlation":[140],"presented":[142],"work.":[145],"Thus,":[146],"method":[148],"useful":[152],"designers":[155],"quickly":[157],"feasibility":[160],"space":[165],"optimize":[167],"power,":[168],"area,":[169],"speed.":[171]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}