{"id":"https://openalex.org/W3116593273","doi":"https://doi.org/10.1109/tcsi.2020.3043585","title":"Ultra-Low-Power and Performance-Improved Logic Circuit Using Hybrid TFET-MOSFET Standard Cells Topologies and Optimized Digital Front-End Process","display_name":"Ultra-Low-Power and Performance-Improved Logic Circuit Using Hybrid TFET-MOSFET Standard Cells Topologies and Optimized Digital Front-End Process","publication_year":2020,"publication_date":"2020-12-24","ids":{"openalex":"https://openalex.org/W3116593273","doi":"https://doi.org/10.1109/tcsi.2020.3043585","mag":"3116593273"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2020.3043585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.3043585","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046729236","display_name":"Zhixuan Wang","orcid":"https://orcid.org/0000-0002-1044-214X"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhixuan Wang","raw_affiliation_strings":["Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-1044-214X","affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003039083","display_name":"Le Ye","orcid":"https://orcid.org/0000-0003-0599-7762"},"institutions":[{"id":"https://openalex.org/I136765683","display_name":"Tianjin University of Technology","ror":"https://ror.org/00zbe0w13","country_code":"CN","type":"education","lineage":["https://openalex.org/I136765683"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Le Ye","raw_affiliation_strings":["Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","Information Technology Institute (Tianjin Binhai), Peking University, Tianjin, China"],"raw_orcid":"https://orcid.org/0000-0003-0599-7762","affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Information Technology Institute (Tianjin Binhai), Peking University, Tianjin, China","institution_ids":["https://openalex.org/I136765683","https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017373294","display_name":"Qianqian Huang","orcid":"https://orcid.org/0000-0002-3714-8581"},"institutions":[{"id":"https://openalex.org/I136765683","display_name":"Tianjin University of Technology","ror":"https://ror.org/00zbe0w13","country_code":"CN","type":"education","lineage":["https://openalex.org/I136765683"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qianqian Huang","raw_affiliation_strings":["Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","Information Technology Institute (Tianjin Binhai), Peking University, Tianjin, China"],"raw_orcid":"https://orcid.org/0000-0002-3714-8581","affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Information Technology Institute (Tianjin Binhai), Peking University, Tianjin, China","institution_ids":["https://openalex.org/I136765683","https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068138396","display_name":"Kaixuan Du","orcid":"https://orcid.org/0009-0005-5084-9007"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kaixuan Du","raw_affiliation_strings":["School of Electronics and Information Engineering, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074328280","display_name":"Zhichao Tan","orcid":"https://orcid.org/0000-0002-4097-5123"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhichao Tan","raw_affiliation_strings":["College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061018931","display_name":"Yangyuan Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yangyuan Wang","raw_affiliation_strings":["Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062886480","display_name":"Ru Huang","orcid":"https://orcid.org/0000-0002-8146-4821"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ru Huang","raw_affiliation_strings":["Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5046729236"],"corresponding_institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"],"apc_list":null,"apc_paid":null,"fwci":1.2484,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.80184555,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"68","issue":"3","first_page":"1160","last_page":"1170"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6592119336128235},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5791877508163452},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5675672888755798},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5590136051177979},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5318892598152161},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5081326961517334},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.46535760164260864},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4310178756713867},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.42755356431007385},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42014995217323303},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4183698892593384},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.38096630573272705},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3254353404045105},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15601861476898193},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14010387659072876},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.10772597789764404}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6592119336128235},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5791877508163452},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5675672888755798},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5590136051177979},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5318892598152161},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5081326961517334},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.46535760164260864},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4310178756713867},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.42755356431007385},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42014995217323303},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4183698892593384},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.38096630573272705},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3254353404045105},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15601861476898193},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14010387659072876},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.10772597789764404},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2020.3043585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.3043585","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5799999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1541198774","display_name":null,"funder_award_id":"61722401","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W239192115","https://openalex.org/W1698338803","https://openalex.org/W1760284886","https://openalex.org/W1968007282","https://openalex.org/W2009624223","https://openalex.org/W2018292887","https://openalex.org/W2018582021","https://openalex.org/W2022912470","https://openalex.org/W2032197740","https://openalex.org/W2035038896","https://openalex.org/W2040849300","https://openalex.org/W2047268472","https://openalex.org/W2057874658","https://openalex.org/W2071221074","https://openalex.org/W2073306128","https://openalex.org/W2086769748","https://openalex.org/W2088209560","https://openalex.org/W2091703476","https://openalex.org/W2110584581","https://openalex.org/W2113521737","https://openalex.org/W2113996606","https://openalex.org/W2129680670","https://openalex.org/W2149034061","https://openalex.org/W2149761782","https://openalex.org/W2153982456","https://openalex.org/W2221168811","https://openalex.org/W2252914182","https://openalex.org/W2331336429","https://openalex.org/W2337855279","https://openalex.org/W2343988147","https://openalex.org/W2436941521","https://openalex.org/W2463307455","https://openalex.org/W2518333877","https://openalex.org/W2533651815","https://openalex.org/W2546562252","https://openalex.org/W2550273991","https://openalex.org/W2558328432","https://openalex.org/W2580425382","https://openalex.org/W2606793136","https://openalex.org/W2743095234","https://openalex.org/W2756650765","https://openalex.org/W2799558639","https://openalex.org/W2810643912","https://openalex.org/W2887820805","https://openalex.org/W2890883454","https://openalex.org/W2943339956","https://openalex.org/W2952913457","https://openalex.org/W3015832382","https://openalex.org/W3046280420","https://openalex.org/W4253730527","https://openalex.org/W6637907185","https://openalex.org/W6672300886"],"related_works":["https://openalex.org/W1980349267","https://openalex.org/W2765435638","https://openalex.org/W2098419840","https://openalex.org/W3010731809","https://openalex.org/W2140610743","https://openalex.org/W2121863912","https://openalex.org/W2152913847","https://openalex.org/W1870848632","https://openalex.org/W2986691431","https://openalex.org/W3080559572"],"abstract_inverted_index":{"Tunnel":[0],"FET":[1],"is":[2,153],"recognized":[3],"as":[4,160],"one":[5],"of":[6,27,42,86,115,131,180,187,196],"the":[7,125,166],"most":[8],"promising":[9],"candidates":[10],"for":[11],"ultra-low":[12,18],"power":[13,134,191],"applications":[14],"due":[15],"to":[16,106,121,137],"its":[17],"off":[19],"current":[20,60],"and":[21,34,101,135,173,184,192],"CMOS":[22],"compatibility.":[23],"However,":[24],"some":[25],"characteristics":[26],"TFET":[28,54,117,182],"caused":[29],"by":[30],"asymmetric":[31],"device":[32],"structure":[33],"special":[35],"conduction":[36],"mechanism":[37],"may":[38],"make":[39],"conventional":[40,116],"topologies":[41,85],"logic":[43,65,79,88,118,123],"circuits":[44],"no":[45],"longer":[46],"applicable.":[47,68],"Our":[48],"previous":[49],"work":[50],"has":[51],"reported":[52],"that":[53,114,179,195],"stacking":[55],"will":[56],"result":[57],"in":[58],"severe":[59],"degradation,":[61],"which":[62,92],"makes":[63],"traditional":[64,181],"cells":[66,89],"not":[67],"In":[69],"this":[70],"paper,":[71],"two":[72],"solutions":[73],"are":[74,90],"proposed:":[75],"first,":[76],"from":[77,143],"a":[78,144],"cell":[80],"perspective,":[81,147],"novel":[82],"hybrid":[83],"TFET-MOSFET":[84],"standard":[87],"proposed,":[91],"achieve":[93,127],"more":[94],"than":[95,113,178,194],"2":[96,129],"times":[97,108,139,175],"lower":[98,109,133,140,171,176,189],"hardware":[99],"cost":[100],"intrinsic":[102],"delay,":[103],"hence":[104],"up":[105,136],"4":[107,174],"area-power-delay":[110],"product":[111],"(APDP)":[112],"circuits.":[119],"Compared":[120],"MOSFET":[122,197],"circuits,":[124],"designs":[126],"almost":[128],"orders":[130,186],"magnitude":[132,188],"34":[138],"APDP.":[141],"Second,":[142],"large-scale":[145],"circuit":[146,164],"an":[148,161],"optimized":[149,167],"digital":[150],"front-end":[151],"(DFE)":[152],"proposed.":[154],"Taking":[155],"serial":[156],"peripheral":[157],"interface":[158],"(SPI)":[159],"example,":[162],"SPI":[163],"using":[165],"DFE":[168],"achieves":[169],"46%":[170],"delay":[172],"APDP":[177,193],"SPI,":[183],"3":[185],"static":[190],"SPI.":[198]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}