{"id":"https://openalex.org/W3108898255","doi":"https://doi.org/10.1109/tcsi.2020.3038417","title":"Ultralow-Latency VLSI Architecture Based on a Linear Approximation Method for Computing <i>N</i>th Roots of Floating-Point Numbers","display_name":"Ultralow-Latency VLSI Architecture Based on a Linear Approximation Method for Computing <i>N</i>th Roots of Floating-Point Numbers","publication_year":2020,"publication_date":"2020-12-01","ids":{"openalex":"https://openalex.org/W3108898255","doi":"https://doi.org/10.1109/tcsi.2020.3038417","mag":"3108898255"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2020.3038417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.3038417","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020860781","display_name":"Fei Lyu","orcid":"https://orcid.org/0000-0003-2282-1574"},"institutions":[{"id":"https://openalex.org/I4210166603","display_name":"Jinling Institute of Technology","ror":"https://ror.org/05em1gq62","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210166603"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Fei Lyu","raw_affiliation_strings":["School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China","institution_ids":["https://openalex.org/I4210166603"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101517310","display_name":"Xiaoqi Xu","orcid":"https://orcid.org/0000-0003-1418-0455"},"institutions":[{"id":"https://openalex.org/I4210128418","display_name":"Nanjing Xiaozhuang University","ror":"https://ror.org/03fnv7n42","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210128418"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoqi Xu","raw_affiliation_strings":["School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China","institution_ids":["https://openalex.org/I4210128418"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100445235","display_name":"Yu Wang","orcid":"https://orcid.org/0000-0002-5561-4435"},"institutions":[{"id":"https://openalex.org/I4210128418","display_name":"Nanjing Xiaozhuang University","ror":"https://ror.org/03fnv7n42","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210128418"]},{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Wang","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China","School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China","institution_ids":["https://openalex.org/I4210128418"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063032740","display_name":"Yuanyong Luo","orcid":"https://orcid.org/0000-0002-4450-066X"},"institutions":[{"id":"https://openalex.org/I2250955327","display_name":"Huawei Technologies (China)","ror":"https://ror.org/00cmhce21","country_code":"CN","type":"company","lineage":["https://openalex.org/I2250955327"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanyong Luo","raw_affiliation_strings":["Department of Turing Architecture Design, HiSilicon, Huawei Corporation, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Department of Turing Architecture Design, HiSilicon, Huawei Corporation, Shenzhen, China","institution_ids":["https://openalex.org/I2250955327"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031435494","display_name":"Yuxuan Wang","orcid":"https://orcid.org/0000-0001-9981-0588"},"institutions":[{"id":"https://openalex.org/I4210128418","display_name":"Nanjing Xiaozhuang University","ror":"https://ror.org/03fnv7n42","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210128418"]},{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuxuan Wang","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China","School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China","institution_ids":["https://openalex.org/I4210128418"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027952470","display_name":"Hongbing Pan","orcid":"https://orcid.org/0000-0002-7181-8278"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongbing Pan","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5020860781"],"corresponding_institution_ids":["https://openalex.org/I4210166603"],"apc_list":null,"apc_paid":null,"fwci":2.1651,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.90465536,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"68","issue":"2","first_page":"715","last_page":"727"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6335499286651611},{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.6126331090927124},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6060945987701416},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5536622405052185},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5525680184364319},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.46811574697494507},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44785717129707336},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4285942018032074},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35380661487579346},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.35215848684310913},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.29498234391212463},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2609235644340515},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18616411089897156},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17927205562591553},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0969800055027008}],"concepts":[{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6335499286651611},{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.6126331090927124},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6060945987701416},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5536622405052185},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5525680184364319},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.46811574697494507},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44785717129707336},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4285942018032074},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35380661487579346},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.35215848684310913},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.29498234391212463},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2609235644340515},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18616411089897156},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17927205562591553},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0969800055027008},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2020.3038417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.3038417","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1212163249","display_name":null,"funder_award_id":"jit-b-201907","funder_id":"https://openalex.org/F4320327505","funder_display_name":"Jinling Institute of Technology"},{"id":"https://openalex.org/G3909208015","display_name":null,"funder_award_id":"SF1017088127469","funder_id":"https://openalex.org/F4320335440","funder_display_name":"Natural Science Research of Jiangsu Higher Education Institutions of China"}],"funders":[{"id":"https://openalex.org/F4320327505","display_name":"Jinling Institute of Technology","ror":"https://ror.org/05em1gq62"},{"id":"https://openalex.org/F4320335440","display_name":"Natural Science Research of Jiangsu Higher Education Institutions of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1533333879","https://openalex.org/W1559647048","https://openalex.org/W1853423920","https://openalex.org/W1985895827","https://openalex.org/W2020691387","https://openalex.org/W2031840336","https://openalex.org/W2034024279","https://openalex.org/W2049305463","https://openalex.org/W2062297547","https://openalex.org/W2073940186","https://openalex.org/W2085787197","https://openalex.org/W2099469849","https://openalex.org/W2105084502","https://openalex.org/W2110953186","https://openalex.org/W2116958135","https://openalex.org/W2132553129","https://openalex.org/W2135499785","https://openalex.org/W2136045037","https://openalex.org/W2136996778","https://openalex.org/W2150633168","https://openalex.org/W2151577341","https://openalex.org/W2160001263","https://openalex.org/W2160588944","https://openalex.org/W2162383260","https://openalex.org/W2168590567","https://openalex.org/W2171048434","https://openalex.org/W2185141937","https://openalex.org/W2265166184","https://openalex.org/W2309272862","https://openalex.org/W2513406656","https://openalex.org/W2536122467","https://openalex.org/W2541683307","https://openalex.org/W2543609516","https://openalex.org/W2786511506","https://openalex.org/W2807198203","https://openalex.org/W2950967672","https://openalex.org/W2969472291","https://openalex.org/W2974584317","https://openalex.org/W2974644665","https://openalex.org/W2998582613","https://openalex.org/W3043675702","https://openalex.org/W4285719527","https://openalex.org/W6633382756","https://openalex.org/W6683549394"],"related_works":["https://openalex.org/W1609220141","https://openalex.org/W2215137289","https://openalex.org/W2359227949","https://openalex.org/W2378282166","https://openalex.org/W2243556633","https://openalex.org/W2027759857","https://openalex.org/W2159099865","https://openalex.org/W2998256594","https://openalex.org/W2978084034","https://openalex.org/W2346921236"],"abstract_inverted_index":{"State-of-the-art":[0],"approaches":[1],"that":[2,124],"perform":[3],"root":[4,24,50,69],"computations":[5,25,51],"based":[6,26,55],"on":[7,27,52,56],"the":[8,28,33,57,76,81,85,88,95,129,166,191,210],"COordinate":[9],"Rotation":[10],"Digital":[11],"Computer":[12],"(CORDIC)":[13],"algorithm":[14,30],"suffer":[15],"from":[16],"high":[17],"latency":[18,35,170],"in":[19,109],"performing":[20,48],"multiple":[21],"iterations.":[22],"Therefore,":[23],"CORDIC":[29],"cannot":[31],"meet":[32],"strict":[34],"requirements":[36],"of":[37,84,132,139,150,165,190],"some":[38],"applications.":[39],"In":[40,182],"this":[41],"paper,":[42],"we":[43],"propose":[44],"a":[45,147],"methodology":[46],"for":[47],"Nth":[49,68],"floating-point":[53],"numbers":[54],"piecewise":[58],"linear":[59],"(PWL)":[60],"approximation":[61],"method.":[62],"The":[63,120],"proposed":[64],"method":[65],"divides":[66],"an":[67,136],"computation":[70],"into":[71],"several":[72],"subtasks":[73,86],"approximated":[74],"by":[75,180,205],"PWL":[77],"algorithm.":[78],"It":[79],"determines":[80],"widest":[82],"segments":[83],"and":[87,112,146,163,169,188,194,199],"smallest":[89],"fractional":[90],"width":[91],"needed":[92],"to":[93],"satisfy":[94],"predefined":[96],"maximum":[97],"relative":[98],"error":[99],"Max_Err":[100,176,201],"<sub":[101,177,202],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[102,144,178,203],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">r</sub>":[103,179,204],".":[104],"Our":[105],"design":[106,126,159],"is":[107],"coded":[108],"Verilog":[110],"HDL":[111],"synthesized":[113,121],"under":[114],"TSMC":[115],"40":[116],"nm":[117],"CMOS":[118],"technology.":[119],"results":[122],"show":[123],"our":[125,158],"can":[127],"reach":[128],"highest":[130],"frequency":[131],"2.703":[133],"GHz":[134],"with":[135,154,209],"area":[137],"consumption":[138,149],"2608.84":[140],"\u03bc":[141],"m":[142],"<sup":[143],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[145],"power":[148],"2.4476":[151],"mW.":[152],"Compared":[153],"one":[155],"stateof-the-art":[156],"architecture,":[157],"saves":[160,185],"91.60%,":[161],"89.84%,":[162],"63.33%":[164],"area,":[167,192],"power,":[168,193],"@1.89GHz":[171,196],"frequency,":[172,197],"respectively,":[173,198],"while":[174],"reducing":[175],"57.30%.":[181],"addition,":[183],"it":[184],"94.52%,":[186],"92.68%,":[187],"73.17%":[189],"delay":[195],"reduces":[200],"1.65%":[206],"when":[207],"compared":[208],"other":[211],"state-of-the-art":[212],"design.":[213]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}