{"id":"https://openalex.org/W3107559600","doi":"https://doi.org/10.1109/tcsi.2020.3037044","title":"Design of Low-Voltage Power Efficient Frequency Dividers in Folded MOS Current Mode Logic","display_name":"Design of Low-Voltage Power Efficient Frequency Dividers in Folded MOS Current Mode Logic","publication_year":2020,"publication_date":"2020-11-19","ids":{"openalex":"https://openalex.org/W3107559600","doi":"https://doi.org/10.1109/tcsi.2020.3037044","mag":"3107559600"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2020.3037044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.3037044","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11573/1477655","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Centurelli","raw_affiliation_strings":["University of Rome \u201cLa Sapienza,\u201d, Italy","University of Rome \"La Sapienza,\", Italy"],"affiliations":[{"raw_affiliation_string":"University of Rome \u201cLa Sapienza,\u201d, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"University of Rome \"La Sapienza,\", Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["University of Rome \u201cLa Sapienza,\u201d, Italy","University of Rome \"La Sapienza,\", Italy"],"affiliations":[{"raw_affiliation_string":"University of Rome \u201cLa Sapienza,\u201d, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"University of Rome \"La Sapienza,\", Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["University of Rome \u201cLa Sapienza,\u201d, Italy","University of Rome \"La Sapienza,\", Italy"],"affiliations":[{"raw_affiliation_string":"University of Rome \u201cLa Sapienza,\u201d, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"University of Rome \"La Sapienza,\", Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["University of Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"University of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030782483"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":1.0275,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.768367,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"68","issue":"2","first_page":"680","last_page":"691"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.760657548904419},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6404017806053162},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6377332806587219},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.6324382424354553},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.5523487329483032},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5506711006164551},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45954886078834534},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4508695900440216},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4503454566001892},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4485185146331787},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4420575499534607},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4196128845214844},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3972129821777344},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36163443326950073},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34843987226486206}],"concepts":[{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.760657548904419},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6404017806053162},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6377332806587219},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.6324382424354553},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.5523487329483032},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5506711006164551},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45954886078834534},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4508695900440216},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4503454566001892},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4485185146331787},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4420575499534607},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4196128845214844},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3972129821777344},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36163443326950073},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34843987226486206},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2020.3037044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.3037044","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1477655","is_oa":true,"landing_page_url":"http://hdl.handle.net/11573/1477655","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:iris.uniroma1.it:11573/1477655","is_oa":true,"landing_page_url":"http://hdl.handle.net/11573/1477655","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W1592084739","https://openalex.org/W1749597826","https://openalex.org/W1825533673","https://openalex.org/W1970126156","https://openalex.org/W1974337707","https://openalex.org/W1990339507","https://openalex.org/W1995555774","https://openalex.org/W1997433601","https://openalex.org/W2009169305","https://openalex.org/W2014694497","https://openalex.org/W2030514428","https://openalex.org/W2032884062","https://openalex.org/W2035413928","https://openalex.org/W2049947650","https://openalex.org/W2074766092","https://openalex.org/W2090568927","https://openalex.org/W2100556628","https://openalex.org/W2105317509","https://openalex.org/W2105996667","https://openalex.org/W2117572544","https://openalex.org/W2118033669","https://openalex.org/W2130806406","https://openalex.org/W2135246680","https://openalex.org/W2142303225","https://openalex.org/W2148590742","https://openalex.org/W2160740770","https://openalex.org/W2171175336","https://openalex.org/W2280601454","https://openalex.org/W2289502992","https://openalex.org/W2343588668","https://openalex.org/W2534982187","https://openalex.org/W2605809358","https://openalex.org/W2758426500","https://openalex.org/W2769058763","https://openalex.org/W2787979264","https://openalex.org/W2903036869","https://openalex.org/W2907232526","https://openalex.org/W2946899231","https://openalex.org/W2955201135","https://openalex.org/W2964162972","https://openalex.org/W2979046550","https://openalex.org/W3009334896","https://openalex.org/W4237275858","https://openalex.org/W6681144672","https://openalex.org/W6681945741"],"related_works":["https://openalex.org/W2061737949","https://openalex.org/W2378719281","https://openalex.org/W2228162738","https://openalex.org/W2787979264","https://openalex.org/W1590473252","https://openalex.org/W1852829689","https://openalex.org/W2240193419","https://openalex.org/W2112242076","https://openalex.org/W2088119315","https://openalex.org/W2022138332"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"propose":[4],"a":[5,77,131,160],"methodology":[6],"to":[7,28,84,107,129,139,159],"design":[8,90,144,150],"high-speed,":[9],"power-efficient":[10],"static":[11],"frequency":[12],"dividers":[13],"based":[14],"on":[15,38],"the":[16,30,39,43,52,55,63,66,86,109,113,118,135,142,177,183,186],"low-voltage":[17],"Folded":[18],"MOS":[19],"Current":[20],"Mode":[21],"Logic":[22],"(FMCML)":[23],"approach.":[24],"A":[25],"modeling":[26],"strategy":[27,83],"analyze":[29],"dependence":[31],"of":[32,42,54,65,185],"propagation":[33],"delay":[34],"and":[35,72,138,149],"power":[36],"consumption":[37],"bias":[40,110],"currents":[41,111],"divide-by-2":[44],"(DIV2)":[45],"cell":[46,58],"is":[47,59,103,121],"introduced.":[48],"We":[49],"demonstrate":[50],"that":[51],"behavior":[53,137],"FMCML":[56,74],"DIV2":[57],"different":[60,89,143,170],"both":[61],"from":[62,73],"one":[64],"conventional":[67],"MCML":[68],"DFF":[69,75],"(D-type":[70],"Flip-Flop)":[71],"without":[76,116],"level":[78,156],"shifter.":[79],"Then":[80],"an":[81],"analytical":[82,126],"optimize":[85,141],"divider":[87,114],"in":[88,176],"scenarios:":[91],"maximum":[92],"speed,":[93],"minimum":[94,99],"power-delay":[95],"product":[96,101],"(PDP)":[97],"or":[98],"energy-delay":[100],"(EDP)":[102],"presented.":[104],"The":[105,124,146],"possibility":[106],"scale":[108],"through":[112],"stages":[115],"affecting":[117],"speed":[119],"performance":[120],"also":[122],"investigated.":[123],"proposed":[125,187],"approach":[127],"allows":[128],"gain":[130],"deep":[132],"insight":[133],"into":[134],"circuit":[136],"comprehensively":[140],"tradeoffs.":[145],"derived":[147],"models":[148],"guidelines":[151],"are":[152],"validated":[153],"against":[154],"transistor":[155],"simulations":[157],"referring":[158],"commercial":[161],"28nm":[162,179],"FDSOI":[163],"CMOS":[164,180],"process.":[165],"Different":[166],"divide-by-8":[167],"circuits":[168],"following":[169],"optimization":[171],"strategies":[172],"have":[173],"been":[174],"designed":[175],"same":[178],"technology":[181],"showing":[182],"effectiveness":[184],"methodology.":[188]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4}],"updated_date":"2025-11-07T23:20:04.922697","created_date":"2025-10-10T00:00:00"}