{"id":"https://openalex.org/W3046132152","doi":"https://doi.org/10.1109/tcsi.2020.3009191","title":"An N-Path Filter Design Methodology With Harmonic Rejection, Power Reduction, Foldback Elimination, and Spectrum Shaping","display_name":"An N-Path Filter Design Methodology With Harmonic Rejection, Power Reduction, Foldback Elimination, and Spectrum Shaping","publication_year":2020,"publication_date":"2020-07-27","ids":{"openalex":"https://openalex.org/W3046132152","doi":"https://doi.org/10.1109/tcsi.2020.3009191","mag":"3046132152"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2020.3009191","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.3009191","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086631638","display_name":"Poorya Karami","orcid":"https://orcid.org/0000-0001-8662-7637"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Poorya Karami","raw_affiliation_strings":["Sharif University of Technology (SUT), Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sharif University of Technology (SUT), Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043729683","display_name":"Amirali Banaeikashani","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Amirali Banaeikashani","raw_affiliation_strings":["Sharif University of Technology (SUT), Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sharif University of Technology (SUT), Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008206712","display_name":"Baktash Behmanesh","orcid":"https://orcid.org/0000-0002-2529-8291"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Baktash Behmanesh","raw_affiliation_strings":["Lund University, Lund, Sweden"],"raw_orcid":"https://orcid.org/0000-0002-2529-8291","affiliations":[{"raw_affiliation_string":"Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088047250","display_name":"M. Atarodi","orcid":"https://orcid.org/0000-0002-8090-109X"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Seyed Mojtaba Atarodi","raw_affiliation_strings":["Sharif University of Technology (SUT), Tehran, Iran"],"raw_orcid":"https://orcid.org/0000-0002-8090-109X","affiliations":[{"raw_affiliation_string":"Sharif University of Technology (SUT), Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9366,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.748604,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"67","issue":"12","first_page":"4494","last_page":"4506"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6316619515419006},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5066700577735901},{"id":"https://openalex.org/keywords/harmonics","display_name":"Harmonics","score":0.4472697973251343},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.430378794670105},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4295822083950043},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3958430588245392},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3917110860347748},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3500337600708008},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18629363179206848},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18524575233459473},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.12653109431266785}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6316619515419006},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5066700577735901},{"id":"https://openalex.org/C188414643","wikidata":"https://www.wikidata.org/wiki/Q3001183","display_name":"Harmonics","level":3,"score":0.4472697973251343},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.430378794670105},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4295822083950043},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3958430588245392},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3917110860347748},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3500337600708008},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18629363179206848},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18524575233459473},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.12653109431266785},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2020.3009191","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.3009191","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:lup.lub.lu.se:c618067f-1df8-4585-a1ae-fde514ce6f93","is_oa":false,"landing_page_url":"https://lup.lub.lu.se/record/c618067f-1df8-4585-a1ae-fde514ce6f93","pdf_url":null,"source":{"id":"https://openalex.org/S4306400536","display_name":"Lund University Publications (Lund University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I187531555","host_organization_name":"Lund University","host_organization_lineage":["https://openalex.org/I187531555"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN: 1549-8328","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1521309147","https://openalex.org/W1990166046","https://openalex.org/W2001136254","https://openalex.org/W2003759426","https://openalex.org/W2021631067","https://openalex.org/W2041882977","https://openalex.org/W2052751873","https://openalex.org/W2056747265","https://openalex.org/W2059187010","https://openalex.org/W2062952401","https://openalex.org/W2099473164","https://openalex.org/W2104329187","https://openalex.org/W2105825181","https://openalex.org/W2109309394","https://openalex.org/W2115671655","https://openalex.org/W2118016613","https://openalex.org/W2148789056","https://openalex.org/W2174512062","https://openalex.org/W2322962399","https://openalex.org/W2512823772","https://openalex.org/W2593332618","https://openalex.org/W2618579449","https://openalex.org/W2735232352","https://openalex.org/W2739958934","https://openalex.org/W2778976994","https://openalex.org/W2783453244","https://openalex.org/W2793534194","https://openalex.org/W2901401205","https://openalex.org/W2957305953","https://openalex.org/W2967938076","https://openalex.org/W3152327407","https://openalex.org/W6651387879","https://openalex.org/W6665547189","https://openalex.org/W7075579536"],"related_works":["https://openalex.org/W2370517014","https://openalex.org/W2039242888","https://openalex.org/W2515867587","https://openalex.org/W1838021708","https://openalex.org/W2535445299","https://openalex.org/W2020985248","https://openalex.org/W2160225810","https://openalex.org/W75722962","https://openalex.org/W2362354458","https://openalex.org/W2474346877"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3],"adaptive":[4],"design":[5],"methodology":[6],"for":[7],"synthesizing":[8],"a":[9,30,38,65,70,108,113,117,180],"harmonic":[10,46,85,128],"free":[11],"N-path":[12,40],"filter":[13,60,67,72,121],"with":[14,34,122,161],"reduced":[15,106],"frequency":[16,100],"folding":[17],"is":[18,61,105,143,173,197,210],"presented.":[19],"System":[20],"level":[21],"analysis":[22],"of":[23,86,92,110,115,170,183,194],"proposed":[24],"architecture":[25],"shows":[26],"that":[27],"by":[28,107],"adding":[29],"few":[31],"extra":[32],"paths":[33],"proper":[35],"weights":[36],"to":[37,63,199],"conventional":[39],"filter,":[41],"several":[42],"characteristics":[43],"such":[44],"as":[45],"rejection,":[47],"power":[48,168],"reduction,":[49],"foldback":[50],"elimination":[51],"and":[52,125,135,145,149,203,206],"spectrum":[53],"shaping":[54],"can":[55],"be":[56,64,200],"achieved.":[57],"The":[58,166],"designed":[59],"reconfigurable":[62],"band-pass":[66],"(BPF)":[68],"or":[69],"band-reject":[71],"(notch),":[73],"based":[74],"on":[75],"the":[76,80,93,96,171,195],"requirements.":[77],"By":[78],"using":[79,147,156],"n":[81],"<sup":[82,132,137,186],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[83,133,138,187],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sup>":[84,139],"Local":[87],"Oscillator":[88],"(LO)":[89],"signal,":[90],"instead":[91],"fundamental":[94],"harmonic,":[95],"required":[97],"input":[98],"clock":[99,103],"in":[101],"N-phase":[102],"generator":[104],"factor":[109],"n.":[111],"As":[112],"proof":[114],"concept,":[116],"0.1-5":[118],"GHz":[119],"RF":[120],"75":[123],"dB":[124,127,205],"82":[126],"rejection":[129],"at":[130],"3":[131],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rd</sup>":[134],"5":[136],"order":[140],"harmonics":[141],"respectively":[142],"analyzed":[144],"simulated":[146],"MATLAB":[148],"Cadence":[150],"Spectre-RF.":[151],"Post-layout":[152],"simulations":[153],"are":[154],"performed":[155],"CMOS":[157],"180":[158],"nm":[159],"technology":[160],"1.8":[162],"V":[163],"supply":[164],"voltage.":[165],"total":[167],"consumption":[169],"chip":[172],"less":[174],"than":[175],"8.5":[176],"mW":[177],"while":[178],"occupying":[179],"silicon":[181],"area":[182],"0.2":[184],"mm":[185],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[188],".":[189],"Furthermore,":[190],"Noise":[191],"Figure":[192],"(NF)":[193],"circuit":[196],"shown":[198],"between":[201],"3.5":[202],"4.7":[204],"its":[207],"out-of-band":[208],"IIP3":[209],"+6":[211],"dBm.":[212]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}