{"id":"https://openalex.org/W3045095318","doi":"https://doi.org/10.1109/tcsi.2020.3008481","title":"A 1.45 GHz All-Digital Spread Spectrum Clock Generator in 65nm CMOS for Synchronization-Free SoC Applications","display_name":"A 1.45 GHz All-Digital Spread Spectrum Clock Generator in 65nm CMOS for Synchronization-Free SoC Applications","publication_year":2020,"publication_date":"2020-07-20","ids":{"openalex":"https://openalex.org/W3045095318","doi":"https://doi.org/10.1109/tcsi.2020.3008481","mag":"3045095318"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2020.3008481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.3008481","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018481178","display_name":"Davide De","orcid":"https://orcid.org/0000-0003-0204-0949"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide De Caro","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Napoli Federico II, Napoli, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0204-0949","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Napoli Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083975463","display_name":"Gennaro Di Meo","orcid":"https://orcid.org/0000-0002-9652-8541"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gennaro Di Meo","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Napoli Federico II, Napoli, Italy"],"raw_orcid":"https://orcid.org/0000-0002-9652-8541","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Napoli Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050933189","display_name":"Ettore Napoli","orcid":"https://orcid.org/0000-0002-6200-3990"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ettore Napoli","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Napoli Federico II, Napoli, Italy"],"raw_orcid":"https://orcid.org/0000-0002-6200-3990","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Napoli Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040408894","display_name":"Nicola Petra","orcid":"https://orcid.org/0000-0001-7167-9530"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nicola Petra","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Napoli Federico II, Napoli, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Napoli Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058182656","display_name":"A.G.M. Strollo","orcid":"https://orcid.org/0000-0001-5737-1783"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Giuseppe Maria Strollo","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Napoli Federico II, Napoli, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5737-1783","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Napoli Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I71267560"],"apc_list":null,"apc_paid":null,"fwci":0.3256,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.53857218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"67","issue":"11","first_page":"3839","last_page":"3852"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.8057807683944702},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6263707876205444},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6030840873718262},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6029550433158875},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5412033200263977},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5223154425621033},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5212122201919556},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5182573795318604},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.48793932795524597},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4804529547691345},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4794713258743286},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4769010543823242},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.47619473934173584},{"id":"https://openalex.org/keywords/electromagnetic-interference","display_name":"Electromagnetic interference","score":0.47263333201408386},{"id":"https://openalex.org/keywords/emi","display_name":"EMI","score":0.4447786211967468},{"id":"https://openalex.org/keywords/spread-spectrum","display_name":"Spread spectrum","score":0.43294960260391235},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4283333420753479},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.30648285150527954},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2580220699310303},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.22086471319198608},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1900174617767334},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.14496609568595886}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.8057807683944702},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6263707876205444},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6030840873718262},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6029550433158875},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5412033200263977},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5223154425621033},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5212122201919556},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5182573795318604},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.48793932795524597},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4804529547691345},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4794713258743286},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4769010543823242},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.47619473934173584},{"id":"https://openalex.org/C184892835","wikidata":"https://www.wikidata.org/wiki/Q1474513","display_name":"Electromagnetic interference","level":2,"score":0.47263333201408386},{"id":"https://openalex.org/C43461449","wikidata":"https://www.wikidata.org/wiki/Q2495531","display_name":"EMI","level":3,"score":0.4447786211967468},{"id":"https://openalex.org/C105344744","wikidata":"https://www.wikidata.org/wiki/Q958957","display_name":"Spread spectrum","level":3,"score":0.43294960260391235},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4283333420753479},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.30648285150527954},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2580220699310303},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22086471319198608},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1900174617767334},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.14496609568595886},{"id":"https://openalex.org/C47696715","wikidata":"https://www.wikidata.org/wiki/Q233394","display_name":"Code division multiple access","level":2,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2020.3008481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.3008481","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1487754591","https://openalex.org/W1587368801","https://openalex.org/W1975693956","https://openalex.org/W1984133634","https://openalex.org/W1985957160","https://openalex.org/W2006630962","https://openalex.org/W2029916267","https://openalex.org/W2073367654","https://openalex.org/W2086876461","https://openalex.org/W2089395228","https://openalex.org/W2090963250","https://openalex.org/W2100438395","https://openalex.org/W2110947411","https://openalex.org/W2111507353","https://openalex.org/W2117915117","https://openalex.org/W2118570658","https://openalex.org/W2126227985","https://openalex.org/W2126801466","https://openalex.org/W2130454051","https://openalex.org/W2134910628","https://openalex.org/W2135060083","https://openalex.org/W2138383709","https://openalex.org/W2141957537","https://openalex.org/W2142918534","https://openalex.org/W2148375888","https://openalex.org/W2160140746","https://openalex.org/W2163647823","https://openalex.org/W2172132103","https://openalex.org/W2172451925","https://openalex.org/W2293819331","https://openalex.org/W2801331088","https://openalex.org/W3003987747","https://openalex.org/W4255789350","https://openalex.org/W6635160296","https://openalex.org/W6644280247","https://openalex.org/W6673266725"],"related_works":["https://openalex.org/W2495024767","https://openalex.org/W2124083463","https://openalex.org/W1995174288","https://openalex.org/W2169618112","https://openalex.org/W2139338465","https://openalex.org/W1607003253","https://openalex.org/W2118205354","https://openalex.org/W1766742347","https://openalex.org/W1984673933","https://openalex.org/W1987825406"],"abstract_inverted_index":{"The":[0,90,119,174],"increase":[1],"of":[2,24,30,44,124,144],"clock":[3,26,49,70,79,92,112,189],"frequency":[4,31],"in":[5,38,161,203,209],"digital":[6],"circuits":[7],"exacerbates":[8],"the":[9,18,25,42,64,101,122,125,151,187],"electromagnetic":[10,19],"interference":[11],"(EMI)":[12],"between":[13,66,108],"devices.":[14],"Spread-spectrum":[15],"techniques":[16],"reduce":[17],"noise":[20],"lowering":[21],"harmonic":[22],"peaks":[23],"signal":[27],"by":[28],"means":[29],"modulation.":[32],"In":[33,51,72],"System-on-Chips":[34],"(SoCs)":[35],"another":[36],"requirement":[37],"many":[39],"applications":[40],"is":[41,196,201],"coexistence":[43],"both":[45,85,178],"modulated":[46],"and":[47,68,87,110,114,141,180,207],"un-modulated":[48],"domains.":[50,71],"these":[52],"cases,":[53],"suitable":[54],"synchronization":[55],"systems":[56],"are":[57],"used":[58],"to":[59,62,83,133,139,149],"allow":[60],"data":[61],"cross":[63],"boundary":[65],"spread":[67,179,188],"un-spread":[69,181],"this":[73],"paper":[74,120],"we":[75],"present":[76],"a":[77,94,104,115,167],"spread-spectrum":[78],"generator":[80],"(SSCG)":[81],"able":[82,148],"provide":[84,150],"spreaded":[86,91,109],"un-spreaded":[88,111],"clocks.":[89],"has":[93,158],"specially":[95],"designed":[96],"modulation":[97,129,153],"profile,":[98],"allowing":[99],"at":[100],"same":[102],"time":[103],"seamless":[105],"synchronization-free":[106],"interface":[107],"domains":[113],"large":[116],"EMI":[117,136],"reduction.":[118],"presents":[121],"derivation":[123],"new":[126],"highly":[127],"discontinuous":[128],"profile":[130],"(that":[131],"allows":[132],"achieve":[134],"an":[135,145],"reduction":[137],"up":[138],"15.8dB)":[140],"implementation":[142],"details":[143],"all-digital":[146],"SSCG":[147],"developed":[152],"waveform.":[154],"A":[155],"test":[156],"chip":[157],"been":[159],"fabricated":[160],"UMC":[162],"65nm":[163],"CMOS":[164],"technology,":[165],"using":[166],"novel":[168],"dual-output":[169],"digitally":[170],"controlled":[171],"delay":[172],"line.":[173],"circuit":[175],"can":[176],"generate":[177],"clocks":[182],"(double":[183],"output":[184,192,205,211],"mode)":[185],"or":[186],"alone":[190],"(single":[191],"mode).":[193],"Area":[194],"occupation":[195],"0.102mm2,":[197],"whereas":[198],"power":[199],"consumption":[200],"48.5mW":[202],"double":[204],"mode":[206],"34mW":[208],"single":[210],"mode.":[212]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}