{"id":"https://openalex.org/W3025508923","doi":"https://doi.org/10.1109/tcsi.2020.2991253","title":"A 5\u201313.5 Gb/s Multistandard Receiver With High Jitter Tolerance Digital CDR in 40-nm CMOS Process","display_name":"A 5\u201313.5 Gb/s Multistandard Receiver With High Jitter Tolerance Digital CDR in 40-nm CMOS Process","publication_year":2020,"publication_date":"2020-05-15","ids":{"openalex":"https://openalex.org/W3025508923","doi":"https://doi.org/10.1109/tcsi.2020.2991253","mag":"3025508923"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2020.2991253","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.2991253","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066167604","display_name":"Zhou Shu","orcid":"https://orcid.org/0000-0003-0976-1263"},"institutions":[{"id":"https://openalex.org/I158842170","display_name":"Chongqing University","ror":"https://ror.org/023rhb549","country_code":"CN","type":"education","lineage":["https://openalex.org/I158842170"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhou Shu","raw_affiliation_strings":["Chongqing Engineering Laboratory of High Performance Integrated Circuits, School of Microelectronics and Communication Engineering, Chongqing University (CQU), Chongqing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chongqing Engineering Laboratory of High Performance Integrated Circuits, School of Microelectronics and Communication Engineering, Chongqing University (CQU), Chongqing, China","institution_ids":["https://openalex.org/I158842170"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047017255","display_name":"Shalin Huang","orcid":"https://orcid.org/0000-0002-2520-8997"},"institutions":[{"id":"https://openalex.org/I158842170","display_name":"Chongqing University","ror":"https://ror.org/023rhb549","country_code":"CN","type":"education","lineage":["https://openalex.org/I158842170"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shalin Huang","raw_affiliation_strings":["Chongqing Engineering Laboratory of High Performance Integrated Circuits, School of Microelectronics and Communication Engineering, Chongqing University (CQU), Chongqing, China"],"raw_orcid":"https://orcid.org/0000-0002-2520-8997","affiliations":[{"raw_affiliation_string":"Chongqing Engineering Laboratory of High Performance Integrated Circuits, School of Microelectronics and Communication Engineering, Chongqing University (CQU), Chongqing, China","institution_ids":["https://openalex.org/I158842170"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100344745","display_name":"Zhipeng Li","orcid":"https://orcid.org/0000-0002-9248-4123"},"institutions":[{"id":"https://openalex.org/I158842170","display_name":"Chongqing University","ror":"https://ror.org/023rhb549","country_code":"CN","type":"education","lineage":["https://openalex.org/I158842170"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhipeng Li","raw_affiliation_strings":["Chongqing Engineering Laboratory of High Performance Integrated Circuits, School of Microelectronics and Communication Engineering, Chongqing University (CQU), Chongqing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chongqing Engineering Laboratory of High Performance Integrated Circuits, School of Microelectronics and Communication Engineering, Chongqing University (CQU), Chongqing, China","institution_ids":["https://openalex.org/I158842170"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031966298","display_name":"Peng Yin","orcid":"https://orcid.org/0000-0001-5422-653X"},"institutions":[{"id":"https://openalex.org/I158842170","display_name":"Chongqing University","ror":"https://ror.org/023rhb549","country_code":"CN","type":"education","lineage":["https://openalex.org/I158842170"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Yin","raw_affiliation_strings":["Chongqing Engineering Laboratory of High Performance Integrated Circuits, School of Microelectronics and Communication Engineering, Chongqing University (CQU), Chongqing, China"],"raw_orcid":"https://orcid.org/0000-0001-5422-653X","affiliations":[{"raw_affiliation_string":"Chongqing Engineering Laboratory of High Performance Integrated Circuits, School of Microelectronics and Communication Engineering, Chongqing University (CQU), Chongqing, China","institution_ids":["https://openalex.org/I158842170"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057434020","display_name":"Jiandong Zang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jiandong Zang","raw_affiliation_strings":["Science and Technology on Analog Integrated Circuit Laboratory, Chongqing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Science and Technology on Analog Integrated Circuit Laboratory, Chongqing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033647528","display_name":"Dongbing Fu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dongbing Fu","raw_affiliation_strings":["Science and Technology on Analog Integrated Circuit Laboratory, Chongqing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Science and Technology on Analog Integrated Circuit Laboratory, Chongqing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009032084","display_name":"Fang Tang","orcid":"https://orcid.org/0000-0003-2453-4878"},"institutions":[{"id":"https://openalex.org/I158842170","display_name":"Chongqing University","ror":"https://ror.org/023rhb549","country_code":"CN","type":"education","lineage":["https://openalex.org/I158842170"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fang Tang","raw_affiliation_strings":["Chongqing Engineering Laboratory of High Performance Integrated Circuits, School of Microelectronics and Communication Engineering, Chongqing University (CQU), Chongqing, China"],"raw_orcid":"https://orcid.org/0000-0003-2453-4878","affiliations":[{"raw_affiliation_string":"Chongqing Engineering Laboratory of High Performance Integrated Circuits, School of Microelectronics and Communication Engineering, Chongqing University (CQU), Chongqing, China","institution_ids":["https://openalex.org/I158842170"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043012225","display_name":"Amine Bermak","orcid":"https://orcid.org/0000-0003-4984-6093"},"institutions":[{"id":"https://openalex.org/I4210144839","display_name":"Hamad bin Khalifa University","ror":"https://ror.org/03eyq4y97","country_code":"QA","type":"education","lineage":["https://openalex.org/I4210144839"]}],"countries":["QA"],"is_corresponding":false,"raw_author_name":"Amine Bermak","raw_affiliation_strings":["College of Science and Engineering, Hamad Bin Khalifa University, Doha, Qatar"],"raw_orcid":"https://orcid.org/0000-0003-4984-6093","affiliations":[{"raw_affiliation_string":"College of Science and Engineering, Hamad Bin Khalifa University, Doha, Qatar","institution_ids":["https://openalex.org/I4210144839"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5066167604"],"corresponding_institution_ids":["https://openalex.org/I158842170"],"apc_list":null,"apc_paid":null,"fwci":0.9363,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.74465414,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"67","issue":"10","first_page":"3378","last_page":"3388"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8777783513069153},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6342555284500122},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5400570034980774},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5253490805625916},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5038179755210876},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.4812450110912323},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.42807090282440186},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4168659746646881},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3634456396102905},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.2723357081413269},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2679561376571655},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1978682577610016},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16372886300086975},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.08433398604393005}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8777783513069153},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6342555284500122},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5400570034980774},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5253490805625916},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5038179755210876},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.4812450110912323},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.42807090282440186},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4168659746646881},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3634456396102905},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.2723357081413269},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2679561376571655},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1978682577610016},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16372886300086975},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.08433398604393005},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2020.2991253","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.2991253","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G229361057","display_name":null,"funder_award_id":"cstc2019jcyjzdxmX0014","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G697489989","display_name":null,"funder_award_id":"2019CDJGFWDZ002","funder_id":"https://openalex.org/F4320335787","funder_display_name":"Fundamental Research Funds for the Central Universities"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1966954653","https://openalex.org/W1977551334","https://openalex.org/W2016971192","https://openalex.org/W2031380370","https://openalex.org/W2063599067","https://openalex.org/W2070447016","https://openalex.org/W2074766092","https://openalex.org/W2096729557","https://openalex.org/W2097098073","https://openalex.org/W2100403807","https://openalex.org/W2132876868","https://openalex.org/W2134104208","https://openalex.org/W2141466801","https://openalex.org/W2164114298","https://openalex.org/W2168953595","https://openalex.org/W2175769575","https://openalex.org/W2311698511","https://openalex.org/W2329897748","https://openalex.org/W2509835724","https://openalex.org/W2519164447","https://openalex.org/W2561052302","https://openalex.org/W2563314272","https://openalex.org/W2564828472","https://openalex.org/W2571614890","https://openalex.org/W2601028978","https://openalex.org/W2618831623","https://openalex.org/W2626565255","https://openalex.org/W2759555985","https://openalex.org/W2760859760","https://openalex.org/W2766096386","https://openalex.org/W2781228367","https://openalex.org/W2790672950","https://openalex.org/W2792673958","https://openalex.org/W2809876975","https://openalex.org/W2893200225","https://openalex.org/W2945971982","https://openalex.org/W2981138982","https://openalex.org/W6666205755","https://openalex.org/W6668224222"],"related_works":["https://openalex.org/W2162282190","https://openalex.org/W2355410874","https://openalex.org/W1965493748","https://openalex.org/W2381536890","https://openalex.org/W2113302467","https://openalex.org/W2566723838","https://openalex.org/W3199890592","https://openalex.org/W2069462490","https://openalex.org/W2127708269","https://openalex.org/W2124222653"],"abstract_inverted_index":{"A":[0,31],"5-13.5":[1],"Gbps":[2,172,187],"multi-standard":[3],"I/O":[4],"link":[5],"receiver":[6,149,220],"is":[7,22,40,52,64,85,132,150,200],"presented":[8],"in":[9,76,152],"this":[10,48],"paper.":[11],"An":[12],"inductor-free":[13],"CTLE,":[14],"whose":[15],"gain":[16,123,128],"and":[17,36,110,136,165,206],"bandwidth":[18,101],"are":[19],"highly":[20],"adjustable,":[21],"achieved":[23],"by":[24,54,72],"using":[25],"the":[26,50,68,73,77,81,99,117,126,137,182,198,218],"second-order":[27],"negative":[28],"capacitance":[29],"circuit.":[30],"high":[32,213],"jitter":[33,70,111],"tolerance":[34],"clock":[35,94],"data":[37,108,184],"recovery":[38],"(HJTOL-CDR)":[39],"proposed":[41,82,118,138,148,219],"for":[42],"Spread":[43],"Spectrum":[44],"Clock":[45],"applications.":[46],"In":[47],"work,":[49],"JTOL":[51,199],"improved":[53],"two":[55],"ways:":[56],"first,":[57],"a":[58,92,193,209],"partial-noise-shaping-based":[59],"digital":[60],"loop":[61],"filter":[62],"(PNS-DLF)":[63],"implemented":[65],"to":[66,89,105,143],"reduce":[67],"output":[69],"caused":[71],"truncation":[74],"error":[75],"integral":[78],"path;":[79],"second,":[80],"CDR":[83,100,139],"logic":[84],"fully":[86],"custom":[87],"designed":[88],"operate":[90],"at":[91,129,170,185,203,212],"quarter-rate":[93],"of":[95,159],"5":[96],"GHz.":[97],"Moreover,":[98],"can":[102,120,140,207,221],"be":[103],"tuned":[104],"satisfy":[106],"various":[107],"rates":[109],"masks.":[112],"Post-layout":[113],"simulation":[114],"shows":[115],"that":[116,217],"CTLE":[119],"provide":[121],"wide":[122],"tuning":[124],"range,":[125],"boost":[127],"10":[130,186,204],"GHz":[131],"beyond":[133],"29":[134],"dB":[135],"tolerate":[141],"up":[142],"31-kppm":[144],"frequency":[145,190],"offset.":[146],"The":[147],"fabricated":[151],"40-nm":[153],"CMOS":[154],"with":[155,188,195],"an":[156],"active":[157],"area":[158],"0.06":[160],"mm":[161],"<sup":[162],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[163],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[164],"65":[166],"mW":[167],"power":[168],"consumption":[169],"20":[171],"from":[173],"1.2-V":[174],"supply.":[175],"Measurement":[176],"results":[177],"show":[178],"that,":[179],"when":[180],"receiving":[181],"PRBS31":[183],"5-kppm":[189],"offset":[191],"across":[192],"channel":[194],"14-dB":[196],"loss,":[197],"0.39":[201],"UIpp":[202,211],"MHz":[205],"guarantee":[208],"0.34":[210],"frequency,":[214],"which":[215],"proves":[216],"meet":[222],"stringent":[223],"standards":[224],"such":[225],"as":[226],"PCIe":[227],"3.0/4.0,":[228],"USB":[229],"3.2,":[230],"DisplayPort":[231],"1.4.":[232]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}