{"id":"https://openalex.org/W3022068489","doi":"https://doi.org/10.1109/tcsi.2020.2990748","title":"A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits","display_name":"A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits","publication_year":2020,"publication_date":"2020-05-07","ids":{"openalex":"https://openalex.org/W3022068489","doi":"https://doi.org/10.1109/tcsi.2020.2990748","mag":"3022068489"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2020.2990748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.2990748","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004260617","display_name":"Sunmean Kim","orcid":"https://orcid.org/0000-0001-8240-5658"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sunmean Kim","raw_affiliation_strings":["Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-8240-5658","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, South Korea","institution_ids":["https://openalex.org/I48566637"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030207377","display_name":"Sung-Yun Lee","orcid":"https://orcid.org/0000-0002-4141-6411"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sung-Yun Lee","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology, Gyeongbuk, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-4141-6411","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology, Gyeongbuk, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049470087","display_name":"Sunghye Park","orcid":"https://orcid.org/0000-0002-1932-0763"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sunghye Park","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology, Gyeongbuk, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-1932-0763","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology, Gyeongbuk, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084162116","display_name":"Kyung Rok Kim","orcid":"https://orcid.org/0000-0003-0124-5520"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyung Rok Kim","raw_affiliation_strings":["Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-0124-5520","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, South Korea","institution_ids":["https://openalex.org/I48566637"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044543389","display_name":"Seokhyeong Kang","orcid":"https://orcid.org/0000-0003-3015-1806"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seokhyeong Kang","raw_affiliation_strings":["Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-3015-1806","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, South Korea","institution_ids":["https://openalex.org/I48566637"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5004260617"],"corresponding_institution_ids":["https://openalex.org/I48566637"],"apc_list":null,"apc_paid":null,"fwci":7.2827,"has_fulltext":false,"cited_by_count":138,"citation_normalized_percentile":{"value":0.97830219,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"67","issue":"9","first_page":"3138","last_page":"3151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.7247441411018372},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.7037254571914673},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6150614023208618},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5976906418800354},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5722169876098633},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.546048641204834},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.5076581239700317},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5040282607078552},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49168044328689575},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4391515851020813},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42961937189102173},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3383951783180237},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3208410441875458},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26180964708328247},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21480977535247803},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.20988625288009644},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.08252745866775513}],"concepts":[{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.7247441411018372},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.7037254571914673},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6150614023208618},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5976906418800354},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5722169876098633},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.546048641204834},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.5076581239700317},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5040282607078552},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49168044328689575},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4391515851020813},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42961937189102173},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3383951783180237},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3208410441875458},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26180964708328247},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21480977535247803},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.20988625288009644},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.08252745866775513},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2020.2990748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.2990748","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:scholarworks.unist.ac.kr:201301/48197","is_oa":false,"landing_page_url":"https://scholarworks.unist.ac.kr/handle/201301/48197","pdf_url":null,"source":{"id":"https://openalex.org/S4306401118","display_name":"Scholarworks@UNIST (Ulsan National Institute of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48566637","host_organization_name":"Ulsan National Institute of Science and Technology","host_organization_lineage":["https://openalex.org/I48566637"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"ARTICLE"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2720942983","display_name":null,"funder_award_id":"2016M3A7B4909943","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G5222509328","display_name":null,"funder_award_id":"2017M3D1A1040834","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G7503204410","display_name":null,"funder_award_id":"2019M3F3A1A01074453","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1525247245","https://openalex.org/W1988953463","https://openalex.org/W2004776020","https://openalex.org/W2005010600","https://openalex.org/W2012602696","https://openalex.org/W2025152094","https://openalex.org/W2035087559","https://openalex.org/W2053828888","https://openalex.org/W2068871056","https://openalex.org/W2069313594","https://openalex.org/W2071765225","https://openalex.org/W2082904789","https://openalex.org/W2094963548","https://openalex.org/W2115614135","https://openalex.org/W2165303371","https://openalex.org/W2167848093","https://openalex.org/W2169245181","https://openalex.org/W2171825402","https://openalex.org/W2172161464","https://openalex.org/W2294839272","https://openalex.org/W2335478831","https://openalex.org/W2493040365","https://openalex.org/W2606867011","https://openalex.org/W2730925321","https://openalex.org/W2793515603","https://openalex.org/W2806525215","https://openalex.org/W2895276461","https://openalex.org/W2943345028","https://openalex.org/W2946319042","https://openalex.org/W2957769647","https://openalex.org/W2958071401","https://openalex.org/W2959371354","https://openalex.org/W2960626275","https://openalex.org/W3216272643","https://openalex.org/W4253456425","https://openalex.org/W4254387376"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2121963733","https://openalex.org/W2098419840","https://openalex.org/W2356714888","https://openalex.org/W2066280488","https://openalex.org/W1977171228","https://openalex.org/W4321637079","https://openalex.org/W2160684472","https://openalex.org/W1965949818","https://openalex.org/W2125567818"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,7,19,23,58,109],"logic":[3,25,49,53,64,97],"synthesis":[4],"methodology":[5,17,68],"with":[6,57,139],"novel":[8],"low-power":[9,62],"circuit":[10,34],"structure":[11,35],"for":[12,46],"ternary":[13,20,24,52,63,82,95,105,130],"logic.":[14,83],"The":[15,33,66,103],"proposed":[16,67,101,104,141],"synthesizes":[18],"function":[21],"as":[22],"gate":[26],"using":[27,99],"carbon":[28],"nanotube":[29],"field-effect":[30],"transistors":[31],"(CNTFETs).":[32],"uses":[36],"the":[37,42,47,86,100,113,140],"body":[38],"effect":[39],"to":[40,71,126,135],"mitigate":[41],"excessive":[43],"power":[44],"consumption":[45],"third":[48],"value.":[50],"Energy-efficient":[51],"circuits":[54,98,122,138],"are":[55],"designed":[56,93,125,134],"combination":[59],"of":[60],"synthesized":[61],"gates.":[65],"is":[69],"applicable":[70],"both":[72],"unbalanced":[73],"(0,":[74],"1,":[75],"2)":[76],"and":[77],"balanced":[78],"(-1,":[79],"0,":[80],"1)":[81],"To":[84],"verify":[85],"improvement":[87,111],"in":[88,112],"energy":[89],"efficiency,":[90],"we":[91],"have":[92,123],"various":[94],"arithmetic":[96],"methodology.":[102,142],"full":[106],"adder":[107],"has":[108],"significant":[110],"power-delay":[114],"product":[115],"(PDP)":[116],"over":[117],"previous":[118],"designs.":[119],"Ternary":[120],"benchmark":[121],"been":[124],"show":[127],"that":[128],"complex":[129],"functions":[131],"can":[132],"be":[133],"more":[136],"efficient":[137]},"counts_by_year":[{"year":2026,"cited_by_count":9},{"year":2025,"cited_by_count":26},{"year":2024,"cited_by_count":33},{"year":2023,"cited_by_count":31},{"year":2022,"cited_by_count":15},{"year":2021,"cited_by_count":17},{"year":2020,"cited_by_count":7}],"updated_date":"2026-05-28T09:10:13.091523","created_date":"2025-10-10T00:00:00"}