{"id":"https://openalex.org/W3011108027","doi":"https://doi.org/10.1109/tcsi.2020.2979831","title":"SC-DDPL: A Novel Standard-Cell Based Approach for Counteracting Power Analysis Attacks in the Presence of Unbalanced Routing","display_name":"SC-DDPL: A Novel Standard-Cell Based Approach for Counteracting Power Analysis Attacks in the Presence of Unbalanced Routing","publication_year":2020,"publication_date":"2020-03-18","ids":{"openalex":"https://openalex.org/W3011108027","doi":"https://doi.org/10.1109/tcsi.2020.2979831","mag":"3011108027"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2020.2979831","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.2979831","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://iris.uniroma1.it/bitstream/11573/1532330/3/BelliziaI_preprint_SC-DDPL_2020.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090882290","display_name":"Davide Bellizia","orcid":"https://orcid.org/0000-0002-6947-4410"},"institutions":[{"id":"https://openalex.org/I95674353","display_name":"UCLouvain","ror":"https://ror.org/02495e989","country_code":"BE","type":"education","lineage":["https://openalex.org/I95674353"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Davide Bellizia","raw_affiliation_strings":["ICTEAM-Crypto Group, Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-6947-4410","affiliations":[{"raw_affiliation_string":"ICTEAM-Crypto Group, Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium","institution_ids":["https://openalex.org/I95674353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035056636","display_name":"Simone Bongiovanni","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Simone Bongiovanni","raw_affiliation_strings":["Digital Security System Department, Infineon Technologies Austria, Graz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Security System Department, Infineon Technologies Austria, Graz, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067054447","display_name":"Mauro Olivieri","orcid":"https://orcid.org/0000-0002-0214-9904"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mauro Olivieri","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-0214-9904","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5650-8212","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.302,"has_fulltext":true,"cited_by_count":25,"citation_normalized_percentile":{"value":0.90527862,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"67","issue":"7","first_page":"2317","last_page":"2330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9749000072479248,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6097536087036133},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.594880223274231},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5215896964073181},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5083555579185486},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5077308416366577},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4930853545665741},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.4730604887008667},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.45823127031326294},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4496616721153259},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.43898341059684753},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3478991985321045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2183670997619629},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20564183592796326},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.19804900884628296},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13451921939849854}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6097536087036133},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.594880223274231},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5215896964073181},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5083555579185486},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5077308416366577},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4930853545665741},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.4730604887008667},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.45823127031326294},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4496616721153259},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.43898341059684753},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3478991985321045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2183670997619629},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20564183592796326},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.19804900884628296},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13451921939849854},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsi.2020.2979831","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.2979831","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1532330","is_oa":true,"landing_page_url":"http://hdl.handle.net/11573/1532330","pdf_url":"https://iris.uniroma1.it/bitstream/11573/1532330/3/BelliziaI_preprint_SC-DDPL_2020.pdf","source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:dial.uclouvain.be:boreal:252665","is_oa":false,"landing_page_url":"http://hdl.handle.net/2078.1/252665","pdf_url":null,"source":{"id":"https://openalex.org/S4306401902","display_name":"Digital Access to Libraries (Universit\u00e9 catholique de Louvain (UCL), l'Universit\u00e9 de Namur (UNamur) and the Universit\u00e9 Saint-Louis (USL-B))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I95674353","host_organization_name":"UCLouvain","host_organization_lineage":["https://openalex.org/I95674353"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 67, no.7, p. 2317-2330 (2020)","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:iris.uniroma1.it:11573/1532330","is_oa":true,"landing_page_url":"http://hdl.handle.net/11573/1532330","pdf_url":"https://iris.uniroma1.it/bitstream/11573/1532330/3/BelliziaI_preprint_SC-DDPL_2020.pdf","source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3011108027.pdf","grobid_xml":"https://content.openalex.org/works/W3011108027.grobid-xml"},"referenced_works_count":36,"referenced_works":["https://openalex.org/W1501277346","https://openalex.org/W1506423869","https://openalex.org/W1522953023","https://openalex.org/W1562542037","https://openalex.org/W1585035790","https://openalex.org/W1602420333","https://openalex.org/W1607006990","https://openalex.org/W1613874182","https://openalex.org/W1724890242","https://openalex.org/W1894646615","https://openalex.org/W1985537414","https://openalex.org/W2011404580","https://openalex.org/W2030008667","https://openalex.org/W2045248519","https://openalex.org/W2057777810","https://openalex.org/W2117299791","https://openalex.org/W2139958505","https://openalex.org/W2144630005","https://openalex.org/W2154909745","https://openalex.org/W2169761426","https://openalex.org/W2345403319","https://openalex.org/W2474114598","https://openalex.org/W2500724038","https://openalex.org/W2612308098","https://openalex.org/W2740246976","https://openalex.org/W2794952452","https://openalex.org/W2799782672","https://openalex.org/W2888469969","https://openalex.org/W2979774885","https://openalex.org/W4231098049","https://openalex.org/W6633579635","https://openalex.org/W6634901926","https://openalex.org/W6635937959","https://openalex.org/W6639565960","https://openalex.org/W6682554491","https://openalex.org/W6768817562"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2337636225","https://openalex.org/W2789349722","https://openalex.org/W2121963733","https://openalex.org/W4318684523","https://openalex.org/W2766377030","https://openalex.org/W1977171228","https://openalex.org/W2035113414","https://openalex.org/W2170504327"],"abstract_inverted_index":{"In":[0,142],"this":[1],"paper":[2],"we":[3,153],"present":[4],"the":[5,28,34,67,104,133,146,179],"Standard":[6],"Cell":[7],"Delay-based":[8],"Dual-rail":[9],"Pre-charge":[10],"Logic":[11,70],"(SC-DDPL),":[12],"a":[13,44,74,95,111,130,137,156,169,191],"novel":[14],"logic":[15,91,148,162],"style":[16],"which":[17],"is":[18,41,50],"able":[19],"to":[20,52,109,136,144],"counteract":[21],"Power":[22],"Analysis":[23],"Attacks":[24],"(PAAs)":[25],"also":[26,115],"in":[27,86,116,185],"presence":[29,117],"of":[30,36,106,113,118,132,187],"capacitive":[31,120],"mismatch":[32],"at":[33],"output":[35],"dual-rail":[37],"gates.":[38],"The":[39,77],"SC-DDPL":[40,81,107,180],"based":[42],"on":[43,55,63,88,168],"standard-cell":[45],"design":[46],"flow":[47],"and":[48,194],"it":[49],"suitable":[51],"be":[53],"implemented":[54,155],"ASICs":[56],"or":[57],"FPGAs":[58],"without":[59],"any":[60],"routing":[61],"constraint":[62],"differential":[64],"lines,":[65],"supporting":[66],"Time":[68],"Enclosed":[69],"protocol":[71],"along":[72],"with":[73,190],"DPL":[75],"structure.":[76],"security":[78,114,166,188],"provided":[79],"by":[80],"has":[82],"been":[83],"firstly":[84],"investigated":[85],"simulation":[87],"some":[89],"basic":[90],"gates,":[92],"designed":[93],"adopting":[94,160],"commercial":[96],"40nm":[97],"CMOS":[98],"technology.":[99],"Simulated":[100],"experiments":[101],"have":[102,154,176],"highlighted":[103],"capability":[105],"gates":[108],"guarantee":[110],"high-level":[112],"extreme":[119],"mismatch,":[121],"exhibiting":[122],"strongly":[123],"reduced":[124],"NED/NSD":[125],"metrics,":[126],"as":[127,129],"well":[128],"reduction":[131],"FED,":[134],"compared":[135],"reference":[138],"RTZ-based":[139],"WDDL":[140],"implementation.":[141],"order":[143],"compare":[145],"proposed":[147],"against":[149],"other":[150,182],"state-of-the-art":[151],"countermeasures":[152,184],"4bit":[157],"PRESENT":[158],"crypto-core":[159],"several":[161],"styles,":[163],"evaluating":[164],"different":[165],"metrics":[167,189],"65nm":[170],"Intel":[171],"Cyclone-IV":[172],"FPGA.":[173],"Experimental":[174],"results":[175],"confirmed":[177],"that":[178],"outperforms":[181],"gate-level":[183],"terms":[186],"reasonable":[192],"area":[193],"power":[195],"consumption":[196],"overhead.":[197]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}