{"id":"https://openalex.org/W3001855497","doi":"https://doi.org/10.1109/tcsi.2020.2965935","title":"A Memristive Multiplier Using Semi-Serial IMPLY-Based Adder","display_name":"A Memristive Multiplier Using Semi-Serial IMPLY-Based Adder","publication_year":2020,"publication_date":"2020-01-23","ids":{"openalex":"https://openalex.org/W3001855497","doi":"https://doi.org/10.1109/tcsi.2020.2965935","mag":"3001855497"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2020.2965935","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.2965935","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075635327","display_name":"David Radakovits","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"David Radakovits","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, Institute of Computer Technology, TU Wien, Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, Institute of Computer Technology, TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050080301","display_name":"Nima TaheriNejad","orcid":"https://orcid.org/0000-0002-1295-0332"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Nima TaheriNejad","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, Institute of Computer Technology, TU Wien, Vienna, Austria"],"raw_orcid":"https://orcid.org/0000-0002-1295-0332","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, Institute of Computer Technology, TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049458675","display_name":"Mengye Cai","orcid":"https://orcid.org/0000-0001-9514-6528"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mengye Cai","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of British Columbia, Vancouver, Canada"],"raw_orcid":"https://orcid.org/0000-0001-9514-6528","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010503670","display_name":"Theophile Delaroche","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Theophile Delaroche","raw_affiliation_strings":["Bordeaux Graduate School of Electronics, Computer Science, Telecommunications, Mathematics and Mechanics (ENSEIRB), University of Bordeaux INP, Bordeaux, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bordeaux Graduate School of Electronics, Computer Science, Telecommunications, Mathematics and Mechanics (ENSEIRB), University of Bordeaux INP, Bordeaux, France","institution_ids":["https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049231448","display_name":"Shahriar Mirabbasi","orcid":"https://orcid.org/0000-0001-8852-1633"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Shahriar Mirabbasi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of British Columbia, Vancouver, Canada"],"raw_orcid":"https://orcid.org/0000-0001-8852-1633","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5075635327"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":3.6417,"has_fulltext":false,"cited_by_count":66,"citation_normalized_percentile":{"value":0.93588295,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"67","issue":"5","first_page":"1495","last_page":"1506"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.911301851272583},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6867973208427429},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6304094195365906},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5884044170379639},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5440104007720947},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.48385441303253174},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.46885594725608826},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.46162301301956177},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.45301324129104614},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.44871431589126587},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4252725839614868},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3550812005996704},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3488314151763916},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32604026794433594},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2553391456604004},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2089211344718933},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12611547112464905},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12415748834609985},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07802632451057434}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.911301851272583},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6867973208427429},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6304094195365906},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5884044170379639},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5440104007720947},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.48385441303253174},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.46885594725608826},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.46162301301956177},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.45301324129104614},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.44871431589126587},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4252725839614868},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3550812005996704},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3488314151763916},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32604026794433594},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2553391456604004},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2089211344718933},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12611547112464905},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12415748834609985},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07802632451057434},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2020.2965935","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2020.2965935","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6700000166893005,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":51,"referenced_works":["https://openalex.org/W1523095218","https://openalex.org/W1578783943","https://openalex.org/W1986623396","https://openalex.org/W1997906413","https://openalex.org/W2025674646","https://openalex.org/W2025754152","https://openalex.org/W2036687738","https://openalex.org/W2043274724","https://openalex.org/W2061071837","https://openalex.org/W2064756415","https://openalex.org/W2066280488","https://openalex.org/W2068007821","https://openalex.org/W2081729575","https://openalex.org/W2085205847","https://openalex.org/W2094452907","https://openalex.org/W2095983671","https://openalex.org/W2106343578","https://openalex.org/W2107969613","https://openalex.org/W2122148191","https://openalex.org/W2127277527","https://openalex.org/W2345622364","https://openalex.org/W2396622873","https://openalex.org/W2407339173","https://openalex.org/W2487935967","https://openalex.org/W2518875864","https://openalex.org/W2529457757","https://openalex.org/W2557703348","https://openalex.org/W2569842290","https://openalex.org/W2604191638","https://openalex.org/W2613051255","https://openalex.org/W2613444350","https://openalex.org/W2621466894","https://openalex.org/W2664249309","https://openalex.org/W2738894409","https://openalex.org/W2743822249","https://openalex.org/W2756816131","https://openalex.org/W2760545052","https://openalex.org/W2775771159","https://openalex.org/W2778935320","https://openalex.org/W2782791387","https://openalex.org/W2794425418","https://openalex.org/W2809226946","https://openalex.org/W2809261999","https://openalex.org/W2900379535","https://openalex.org/W2972614379","https://openalex.org/W2979553033","https://openalex.org/W2990351842","https://openalex.org/W3002848853","https://openalex.org/W6704402733","https://openalex.org/W6726490434","https://openalex.org/W6737745997"],"related_works":["https://openalex.org/W2364181090","https://openalex.org/W4299002946","https://openalex.org/W2950518102","https://openalex.org/W2516396101","https://openalex.org/W2953746839","https://openalex.org/W2112595260","https://openalex.org/W2064215635","https://openalex.org/W1993041309","https://openalex.org/W2370097872","https://openalex.org/W4295540194"],"abstract_inverted_index":{"Memristors":[0],"are":[1],"among":[2],"emerging":[3],"technologies":[4],"with":[5],"many":[6],"promising":[7],"features,":[8],"which":[9,106],"makes":[10],"them":[11],"suitable":[12,163],"not":[13],"only":[14],"for":[15,20,165],"storage":[16],"purposes":[17],"but":[18],"also":[19],"computations.":[21],"In":[22,44],"this":[23],"work,":[24],"focusing":[25],"on":[26,101],"in-memory":[27],"computations,":[28],"we":[29,81,122],"first":[30],"present":[31],"our":[32,78],"semi-serial":[33,79],"IMPLY-based":[34,84,128],"adder":[35,66],"and":[36,56,117,135,149,169],"perform":[37],"an":[38,83],"extensive":[39],"analysis":[40],"of":[41,54,58,63,104,113,147,158,162],"its":[42,68],"merits.":[43],"addition":[45],"to":[46,72,110,140],"providing":[47],"a":[48,60,124],"favorable":[49],"balance":[50],"between":[51],"the":[52,64,73,89,102,111,156,166,172],"number":[53,57,112],"steps":[55,114],"memristors,":[59],"key":[61],"property":[62],"presented":[65],"is":[67,92],"compactness":[69],"as":[70],"compared":[71,139],"state-ofthe-art":[74],"adders.":[75],"Next,":[76],"using":[77],"adder,":[80],"propose":[82],"multiplier.":[85],"We":[86],"show":[87],"that":[88],"proposed":[90],"multiplier":[91],"more":[93],"than":[94,97],"5\u00d7":[95],"better":[96],"other":[98],"works":[99],"based":[100],"figure":[103],"merit":[105,148],"gives":[107],"equal":[108],"weight":[109],"(i.e.,":[115],"speed)":[116],"required":[118],"die":[119],"area.":[120],"Additionally,":[121],"provide":[123],"deeper":[125],"insight":[126],"into":[127],"arithmetic":[129],"units,":[130],"their":[131],"properties,":[132],"design":[133,167],"characteristics,":[134],"advantages":[136],"or":[137,160],"disadvantages":[138],"one":[141],"another":[142],"by":[143],"proposing":[144],"new":[145],"figures":[146],"performing":[150],"comprehensive":[151],"comparative":[152],"analyses.":[153],"This":[154],"facilitates":[155],"process":[157],"design,":[159],"selection,":[161],"units":[164],"engineers":[168],"researchers":[170],"in":[171],"field.":[173]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":17},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":11},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":2}],"updated_date":"2026-06-05T09:01:59.212387","created_date":"2025-10-10T00:00:00"}