{"id":"https://openalex.org/W2980443698","doi":"https://doi.org/10.1109/tcsi.2019.2941956","title":"76-dB DR, 48 fJ/Step Second-Order VCO-Based Current-to-Digital Converter","display_name":"76-dB DR, 48 fJ/Step Second-Order VCO-Based Current-to-Digital Converter","publication_year":2019,"publication_date":"2019-10-15","ids":{"openalex":"https://openalex.org/W2980443698","doi":"https://doi.org/10.1109/tcsi.2019.2941956","mag":"2980443698"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2019.2941956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2019.2941956","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086745874","display_name":"Akshay Jayaraj","orcid":"https://orcid.org/0000-0002-6571-6347"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Akshay Jayaraj","raw_affiliation_strings":["Department of Electrical Engineering, University at Buffalo, Buffalo, USA"],"raw_orcid":"https://orcid.org/0000-0002-6571-6347","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University at Buffalo, Buffalo, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021777545","display_name":"Mohammadhadi Danesh","orcid":"https://orcid.org/0000-0001-8395-0025"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammadhadi Danesh","raw_affiliation_strings":["Department of Electrical Engineering, University at Buffalo, Buffalo, USA"],"raw_orcid":"https://orcid.org/0000-0001-8395-0025","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University at Buffalo, Buffalo, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057502115","display_name":"Sanjeev Tannirkulam Chandrasekaran","orcid":"https://orcid.org/0000-0002-2162-7676"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjeev Tannirkulam Chandrasekaran","raw_affiliation_strings":["Department of Electrical Engineering, University at Buffalo, Buffalo, USA"],"raw_orcid":"https://orcid.org/0000-0002-2162-7676","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University at Buffalo, Buffalo, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005496543","display_name":"Arindam Sanyal","orcid":"https://orcid.org/0000-0003-4045-6291"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arindam Sanyal","raw_affiliation_strings":["Department of Electrical Engineering, University at Buffalo, Buffalo, USA"],"raw_orcid":"https://orcid.org/0000-0003-4045-6291","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University at Buffalo, Buffalo, USA","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":0.5808,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.6508859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":"67","issue":"4","first_page":"1149","last_page":"1157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.8220232725143433},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5599796175956726},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5480270385742188},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5150232315063477},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5058016777038574},{"id":"https://openalex.org/keywords/sinadr","display_name":"SINADR","score":0.47305575013160706},{"id":"https://openalex.org/keywords/integrating-adc","display_name":"Integrating ADC","score":0.46383699774742126},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4398474395275116},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.42737385630607605},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.4186939001083374},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.4123651385307312},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4077025055885315},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38324248790740967},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.38085252046585083},{"id":"https://openalex.org/keywords/buck\u2013boost-converter","display_name":"Buck\u2013boost converter","score":0.28790953755378723},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2749207615852356},{"id":"https://openalex.org/keywords/boost-converter","display_name":"Boost converter","score":0.16355109214782715},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1558871567249298},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1300075352191925}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.8220232725143433},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5599796175956726},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5480270385742188},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5150232315063477},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5058016777038574},{"id":"https://openalex.org/C111101631","wikidata":"https://www.wikidata.org/wiki/Q7547440","display_name":"SINADR","level":5,"score":0.47305575013160706},{"id":"https://openalex.org/C140020054","wikidata":"https://www.wikidata.org/wiki/Q6043185","display_name":"Integrating ADC","level":5,"score":0.46383699774742126},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4398474395275116},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.42737385630607605},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.4186939001083374},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.4123651385307312},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4077025055885315},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38324248790740967},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.38085252046585083},{"id":"https://openalex.org/C42043438","wikidata":"https://www.wikidata.org/wiki/Q1671740","display_name":"Buck\u2013boost converter","level":4,"score":0.28790953755378723},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2749207615852356},{"id":"https://openalex.org/C78336795","wikidata":"https://www.wikidata.org/wiki/Q760134","display_name":"Boost converter","level":3,"score":0.16355109214782715},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1558871567249298},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1300075352191925},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2019.2941956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2019.2941956","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6299999952316284}],"awards":[{"id":"https://openalex.org/G129745226","display_name":null,"funder_award_id":"2712.020","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1529634647","https://openalex.org/W1970583226","https://openalex.org/W1991986768","https://openalex.org/W1995733996","https://openalex.org/W2003451856","https://openalex.org/W2046893925","https://openalex.org/W2059987499","https://openalex.org/W2097311800","https://openalex.org/W2110412919","https://openalex.org/W2132014979","https://openalex.org/W2136562381","https://openalex.org/W2153293882","https://openalex.org/W2164989510","https://openalex.org/W2402911619","https://openalex.org/W2508785364","https://openalex.org/W2566161284","https://openalex.org/W2599597407","https://openalex.org/W2611346865","https://openalex.org/W2747618711","https://openalex.org/W2896178319","https://openalex.org/W2916345759","https://openalex.org/W2943507084","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2143449266","https://openalex.org/W2388167301","https://openalex.org/W2379473377","https://openalex.org/W2382024100","https://openalex.org/W2558469749","https://openalex.org/W946469279","https://openalex.org/W4385656577","https://openalex.org/W2371764780","https://openalex.org/W2035741439","https://openalex.org/W1511579013"],"abstract_inverted_index":{"A":[0,88],"continuous-time":[1],"(CT)":[2],"second-order":[3,26],"\u0394\u03a3":[4],"current-to-digital":[5],"converter":[6,42],"(CDC)":[7],"is":[8,44,70,82,91,116],"presented":[9],"in":[10,37,53,66,93],"this":[11],"paper.":[12],"The":[13,30],"proposed":[14,31,68],"CDC":[15,32,69,90],"uses":[16,33],"two":[17],"current-controlled":[18],"ring":[19],"oscillators":[20],"as":[21],"phase-domain":[22],"integrators":[23],"to":[24,46,60],"achieve":[25],"quantization":[27],"noise":[28,57],"shaping.":[29],"a":[34,102,110],"current-reuse":[35],"architecture":[36],"which":[38,51,115],"the":[39,48,67,120],"feedback":[40],"digital-to-analog":[41],"(DAC)":[43],"used":[45,83],"bias":[47],"first":[49],"integrator":[50],"results":[52],"significant":[54],"power":[55],"and":[56,78,96],"reduction":[58],"compared":[59],"previous":[61],"prototype.":[62],"Excess":[63],"loop":[64,76,85],"delay":[65,86],"countered":[71],"through":[72],"judicious":[73],"selection":[74],"of":[75,104,113],"parameters":[77],"no":[79],"auxiliary":[80],"DAC":[81],"for":[84],"compensation.":[87],"prototype":[89],"implemented":[92],"65nm":[94],"CMOS":[95],"achieves":[97],"76dB":[98],"dynamic":[99],"range":[100],"at":[101],"bandwidth":[103],"0.2MHz":[105],"from":[106],"1V":[107],"supply":[108],"with":[109],"walden":[111],"FoM":[112],"48fJ/step":[114],"9\u00d7":[117],"improvement":[118],"on":[119],"state-of-the-art.":[121]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}