{"id":"https://openalex.org/W2977266164","doi":"https://doi.org/10.1109/tcsi.2019.2940909","title":"Theoretical Foundations of Memristor Cellular Nonlinear Networks: Memcomputing With Bistable-Like Memristors","display_name":"Theoretical Foundations of Memristor Cellular Nonlinear Networks: Memcomputing With Bistable-Like Memristors","publication_year":2019,"publication_date":"2019-10-03","ids":{"openalex":"https://openalex.org/W2977266164","doi":"https://doi.org/10.1109/tcsi.2019.2940909","mag":"2977266164"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2019.2940909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2019.2940909","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012451668","display_name":"Ronald Tetzlaff","orcid":"https://orcid.org/0000-0001-7436-0103"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ronald Tetzlaff","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023152110","display_name":"Alon Ascoli","orcid":"https://orcid.org/0000-0003-4026-9648"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alon Ascoli","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0003-4026-9648","affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004169838","display_name":"Ioannis Messaris","orcid":"https://orcid.org/0000-0002-4286-6553"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ioannis Messaris","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0002-4286-6553","affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090657067","display_name":"Leon O. Chua","orcid":"https://orcid.org/0000-0002-1652-5464"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Leon O. Chua","raw_affiliation_strings":["University of California Berkeley, Berkeley, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Berkeley, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.4877,"has_fulltext":false,"cited_by_count":81,"citation_normalized_percentile":{"value":0.96529099,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"67","issue":"2","first_page":"502","last_page":"515"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.963081955909729},{"id":"https://openalex.org/keywords/bistability","display_name":"Bistability","score":0.8083176612854004},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.6235861778259277},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6124371290206909},{"id":"https://openalex.org/keywords/electrical-element","display_name":"Electrical element","score":0.595942497253418},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.5742576718330383},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5093728303909302},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45148804783821106},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.42232805490493774},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.419075071811676},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.3943328261375427},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24579274654388428},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2146240770816803},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15418139100074768},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.1135481595993042},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1038619875907898},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09076890349388123}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.963081955909729},{"id":"https://openalex.org/C97292510","wikidata":"https://www.wikidata.org/wiki/Q2304620","display_name":"Bistability","level":2,"score":0.8083176612854004},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.6235861778259277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6124371290206909},{"id":"https://openalex.org/C113089479","wikidata":"https://www.wikidata.org/wiki/Q210729","display_name":"Electrical element","level":2,"score":0.595942497253418},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.5742576718330383},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5093728303909302},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45148804783821106},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.42232805490493774},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.419075071811676},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.3943328261375427},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24579274654388428},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2146240770816803},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15418139100074768},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.1135481595993042},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1038619875907898},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09076890349388123},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2019.2940909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2019.2940909","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321006","display_name":"Grantov\u00e1 Agentura \u010cesk\u00e9 Republiky","ror":"https://ror.org/01pv73b02"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W181912217","https://openalex.org/W1570173134","https://openalex.org/W1975229527","https://openalex.org/W1995314879","https://openalex.org/W1996514271","https://openalex.org/W2027895023","https://openalex.org/W2029030701","https://openalex.org/W2030834420","https://openalex.org/W2056717940","https://openalex.org/W2069717653","https://openalex.org/W2112181056","https://openalex.org/W2130416988","https://openalex.org/W2160121923","https://openalex.org/W2162651880","https://openalex.org/W2295422590","https://openalex.org/W2471087675","https://openalex.org/W2501582773","https://openalex.org/W2603064927","https://openalex.org/W2618850692","https://openalex.org/W2772397789","https://openalex.org/W2773805230","https://openalex.org/W2775771159","https://openalex.org/W2795157148","https://openalex.org/W2806177657","https://openalex.org/W2830509727","https://openalex.org/W2900178210","https://openalex.org/W3104804488","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W3173413269","https://openalex.org/W2795463944","https://openalex.org/W2163054919","https://openalex.org/W4281977239","https://openalex.org/W2980562090","https://openalex.org/W2609811191","https://openalex.org/W2444644967","https://openalex.org/W2779156041","https://openalex.org/W2795622386","https://openalex.org/W2565279174"],"abstract_inverted_index":{"This":[0,134,168],"paper":[1,169],"presents":[2],"the":[3,27,33,37,47,52,60,68,97,109,128,139,150,153,157,172,180,192],"theory":[4],"of":[5,15,22,29,62,90,142,160,183],"a":[6,12,23,184],"novel":[7,173],"memcomputing":[8],"paradigm":[9],"based":[10],"upon":[11],"memristive":[13,166],"version":[14],"standard":[16],"Cellular":[17],"Nonlinear":[18],"Networks.":[19],"The":[20],"insertion":[21],"nonvolatile":[24],"memristor":[25],"in":[26,131,152],"circuit":[28,65,162],"each":[30,63,78],"cell":[31,64,161],"endows":[32],"dynamic":[34],"array":[35,186],"with":[36,144,187],"capability":[38],"to":[39,105,137,178],"store":[40],"and":[41,45,107,112],"retrieve":[42],"data":[43,110],"into":[44],"from":[46],"resistance":[48],"switching":[49],"memories,":[50],"obviating":[51],"current":[53],"need":[54],"for":[55,127],"extra":[56],"memory":[57],"blocks.":[58],"Choosing":[59],"parameters":[61,163],"so":[66],"that":[67],"memristors":[69],"may":[70,81,102,175],"undergo":[71],"solely":[72],"sharp":[73],"transitions":[74],"between":[75,196],"two":[76,91,197],"states,":[77],"processing":[79,146],"element":[80],"be":[82,103,176],"approximately":[83],"described":[84],"at":[85],"any":[86],"time":[87,130],"as":[88,148],"one":[89],"first-order":[92],"systems.":[93],"Under":[94],"this":[95,132],"assumption,":[96],"classical":[98],"Dynamic":[99,121],"Route":[100,122],"Map":[101],"employed":[104],"synthesise":[106],"analyse":[108],"storage":[111],"retrieval":[113],"genes.":[114],"A":[115],"new":[116],"system-theoretic":[117],"methodology,":[118],"called":[119],"Second-Order":[120],"Map,":[123],"is":[124,149],"also":[125],"introduced":[126],"first":[129],"paper.":[133],"technique":[135],"allows":[136],"study":[138],"operating":[140,181],"principles":[141],"arrays":[143],"second-order":[145,188],"elements,":[147],"case,":[151],"proposed":[154],"network,":[155],"if":[156],"set":[158],"up":[159],"induces":[164],"analogue":[165],"dynamics.":[167],"shows":[170],"how":[171],"tool":[174],"adopted":[177],"investigate":[179],"mechanisms":[182],"cellular":[185],"cells,":[189],"which":[190],"compute":[191],"element-wise":[193],"logical":[194],"OR":[195],"binary":[198],"images.":[199]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":14},{"year":2021,"cited_by_count":17},{"year":2020,"cited_by_count":14},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}