{"id":"https://openalex.org/W2966524683","doi":"https://doi.org/10.1109/tcsi.2019.2928043","title":"A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors","display_name":"A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors","publication_year":2019,"publication_date":"2019-08-06","ids":{"openalex":"https://openalex.org/W2966524683","doi":"https://doi.org/10.1109/tcsi.2019.2928043","mag":"2966524683"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2019.2928043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2019.2928043","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000787204","display_name":"Xin Si","orcid":"https://orcid.org/0000-0002-4993-0087"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xin Si","raw_affiliation_strings":["Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023225287","display_name":"Meng\u2010Fan Chang","orcid":"https://orcid.org/0000-0001-6905-6350"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Fan Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083012416","display_name":"Win-San Khwa","orcid":"https://orcid.org/0000-0002-6283-3564"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Win-San Khwa","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101609577","display_name":"Jiajing Chen","orcid":"https://orcid.org/0000-0003-3491-1593"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jia-Jing Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055572281","display_name":"Jiafang Li","orcid":"https://orcid.org/0000-0002-9658-8261"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jia-Fang Li","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062894678","display_name":"Xiaoyu Sun","orcid":"https://orcid.org/0000-0001-5337-5680"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoyu Sun","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100448519","display_name":"Rui Liu","orcid":"https://orcid.org/0000-0002-6515-652X"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rui Liu","raw_affiliation_strings":["Synopsys, San Francisco, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, San Francisco, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054894631","display_name":"Shimeng Yu","orcid":"https://orcid.org/0000-0002-0068-3652"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shimeng Yu","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043110110","display_name":"H. Yamauchi","orcid":"https://orcid.org/0000-0003-4033-8893"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hiroyuki Yamauchi","raw_affiliation_strings":["Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100429915","display_name":"Qiang Li","orcid":"https://orcid.org/0000-0001-9503-995X"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Li","raw_affiliation_strings":["Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5000787204"],"corresponding_institution_ids":["https://openalex.org/I150229711"],"apc_list":null,"apc_paid":null,"fwci":8.5685,"has_fulltext":false,"cited_by_count":148,"citation_normalized_percentile":{"value":0.98280475,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"66","issue":"11","first_page":"4172","last_page":"4185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8122999668121338},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6320080161094666},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5735202431678772},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5007195472717285},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.49670177698135376},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.42201143503189087},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20248675346374512},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.18602687120437622},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15585729479789734},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.12459450960159302},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08003762364387512}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8122999668121338},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6320080161094666},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5735202431678772},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5007195472717285},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.49670177698135376},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.42201143503189087},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20248675346374512},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.18602687120437622},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15585729479789734},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.12459450960159302},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08003762364387512},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2019.2928043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2019.2928043","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":51,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W1902934009","https://openalex.org/W1999085092","https://openalex.org/W2097117768","https://openalex.org/W2146276996","https://openalex.org/W2194775991","https://openalex.org/W2266701264","https://openalex.org/W2289252105","https://openalex.org/W2289891016","https://openalex.org/W2292234098","https://openalex.org/W2300242332","https://openalex.org/W2319920447","https://openalex.org/W2331783522","https://openalex.org/W2509612075","https://openalex.org/W2527492855","https://openalex.org/W2591601611","https://openalex.org/W2593197369","https://openalex.org/W2605142259","https://openalex.org/W2613569094","https://openalex.org/W2620295989","https://openalex.org/W2742608242","https://openalex.org/W2744289854","https://openalex.org/W2744369623","https://openalex.org/W2775637085","https://openalex.org/W2777372517","https://openalex.org/W2789899229","https://openalex.org/W2790511620","https://openalex.org/W2790556218","https://openalex.org/W2792893539","https://openalex.org/W2809579658","https://openalex.org/W2898665561","https://openalex.org/W2963114950","https://openalex.org/W2964176059","https://openalex.org/W2964200805","https://openalex.org/W3024621361","https://openalex.org/W3104353813","https://openalex.org/W3207359372","https://openalex.org/W6637373629","https://openalex.org/W6639703010","https://openalex.org/W6687785706","https://openalex.org/W6693721977","https://openalex.org/W6698200048","https://openalex.org/W6700264148","https://openalex.org/W6727867346","https://openalex.org/W6741974063","https://openalex.org/W6742450443","https://openalex.org/W6748877789","https://openalex.org/W6748890629","https://openalex.org/W6748967906","https://openalex.org/W6752956637","https://openalex.org/W6753310071"],"related_works":["https://openalex.org/W2108719777","https://openalex.org/W2910771446","https://openalex.org/W2966758645","https://openalex.org/W2122693377","https://openalex.org/W2559054477","https://openalex.org/W2532170798","https://openalex.org/W4320854861","https://openalex.org/W3048955117","https://openalex.org/W2166656370","https://openalex.org/W4283787567"],"abstract_inverted_index":{"Computing-in-memory":[0],"(CIM)":[1],"is":[2],"a":[3,53,59,63,93,115,124,137,143,165],"promising":[4],"approach":[5],"to":[6,57],"reduce":[7],"the":[8,12,72,187],"latency":[9],"and":[10,40,47,92,108,120,142,159,170,183],"improve":[11],"energy":[13,38,176],"efficiency":[14,177],"of":[15,34,71],"deep":[16],"neural":[17,67,84,89,96],"network":[18,68,85,90,97],"(DNN)":[19],"artificial":[20],"intelligence":[21],"(AI)":[22],"edge":[23,75],"processors.":[24,76],"However,":[25],"SRAM-based":[26],"CIM":[27],"(SRAM-CIM)":[28],"faces":[29],"practical":[30],"challenges":[31],"in":[32,44],"terms":[33],"area":[35],"overhead,":[36],"performance,":[37],"efficiency,":[39],"yield":[41],"against":[42],"variations":[43],"data":[45],"patterns":[46],"transistor":[48],"performance.":[49],"This":[50],"paper":[51],"employed":[52],"circuit-system":[54],"co-design":[55],"methodology":[56],"develop":[58],"SRAM-CIM":[60,79,113,155],"unit-macro":[61,80,156],"for":[62,164,181,186],"binary-based":[64],"fully":[65],"connected":[66],"(FCNN)":[69],"layer":[70,167],"DNN":[73],"AI":[74],"The":[77,173],"proposed":[78,112],"supports":[81],"two":[82],"binarized":[83],"models:":[86],"an":[87,131],"XNOR":[88],"(XNORNN)":[91],"modified":[94],"binary":[95],"(MBNN).":[98],"To":[99],"achieve":[100],"compact":[101],"area,":[102],"fast":[103],"access":[104,162],"time,":[105],"robust":[106],"operations,":[107],"high":[109],"energy-efficiency,":[110],"our":[111],"uses":[114],"split-wordline":[116],"compact-rule":[117],"6T":[118],"SRAM":[119],"circuit":[121],"techniques,":[122],"including":[123],"dynamic":[125],"input-aware":[126],"reference":[127],"generation":[128],"(DIARG)":[129],"scheme,":[130,136,141],"algorithm-dependent":[132],"asymmetric":[133],"control":[134],"(ADAC)":[135],"write":[138],"disturb-free":[139],"(WDF)":[140],"common-mode-insensitive":[144],"small":[145],"offset":[146],"voltage-mode":[147],"sensing":[148],"amplifier":[149],"(CMI-VSA).":[150],"A":[151],"fabricated":[152],"65-nm":[153],"4-Kb":[154],"achieved":[157],"2.4-":[158],"2.3-ns":[160],"product-sum":[161],"times":[163],"FCNN":[166],"using":[168],"XNORNN":[169,182],"MBNN,":[171],"respectively.":[172],"measured":[174],"maximum":[175],"reached":[178],"30.49":[179],"TOPS/W":[180,185],"55.8":[184],"MBNN":[188],"modes.":[189]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":16},{"year":2024,"cited_by_count":27},{"year":2023,"cited_by_count":33},{"year":2022,"cited_by_count":32},{"year":2021,"cited_by_count":27},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":2}],"updated_date":"2026-03-31T07:56:22.981413","created_date":"2025-10-10T00:00:00"}