{"id":"https://openalex.org/W2920650667","doi":"https://doi.org/10.1109/tcsi.2019.2899314","title":"Hybrid Latch-Type Offset Tolerant Sense Amplifier for Low-Voltage SRAMs","display_name":"Hybrid Latch-Type Offset Tolerant Sense Amplifier for Low-Voltage SRAMs","publication_year":2019,"publication_date":"2019-03-05","ids":{"openalex":"https://openalex.org/W2920650667","doi":"https://doi.org/10.1109/tcsi.2019.2899314","mag":"2920650667"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2019.2899314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2019.2899314","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019960004","display_name":"Dhruv Patel","orcid":"https://orcid.org/0000-0003-4282-5337"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Dhruv Patel","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Toronto, Toronto, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0003-4282-5337","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041607360","display_name":"Adam Neale","orcid":"https://orcid.org/0000-0001-5257-7694"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Adam Neale","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Waterloo, Waterloo, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0001-5257-7694","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055039109","display_name":"Derek Wright","orcid":"https://orcid.org/0000-0003-0411-4497"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Derek Wright","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Waterloo, Waterloo, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Waterloo, Waterloo, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2109,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.79277825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"66","issue":"7","first_page":"2519","last_page":"2532"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.661912202835083},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.6316406726837158},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6187705397605896},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5235302448272705},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5184047222137451},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4926460385322571},{"id":"https://openalex.org/keywords/input-offset-voltage","display_name":"Input offset voltage","score":0.4818957448005676},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45212841033935547},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.3942626714706421},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.38449928164482117},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3741210103034973},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.37161198258399963},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.15394511818885803},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.14328071475028992},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10624060034751892},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.09855461120605469},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.09111884236335754}],"concepts":[{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.661912202835083},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.6316406726837158},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6187705397605896},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5235302448272705},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5184047222137451},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4926460385322571},{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.4818957448005676},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45212841033935547},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.3942626714706421},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.38449928164482117},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3741210103034973},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.37161198258399963},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.15394511818885803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.14328071475028992},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10624060034751892},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.09855461120605469},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.09111884236335754},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2019.2899314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2019.2899314","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7599999904632568,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G4791635132","display_name":null,"funder_award_id":"NSERC-RGPIN-205034-2012 052714","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1536055436","https://openalex.org/W1806144281","https://openalex.org/W1966841456","https://openalex.org/W1978004638","https://openalex.org/W1982871476","https://openalex.org/W1990990765","https://openalex.org/W2028643888","https://openalex.org/W2028672011","https://openalex.org/W2046515116","https://openalex.org/W2059663785","https://openalex.org/W2112569346","https://openalex.org/W2128005856","https://openalex.org/W2130218323","https://openalex.org/W2134049162","https://openalex.org/W2140823559","https://openalex.org/W2150220758","https://openalex.org/W2152506767","https://openalex.org/W2167869933","https://openalex.org/W2253472809","https://openalex.org/W2280679023","https://openalex.org/W2281229150","https://openalex.org/W2537147120","https://openalex.org/W2545471485","https://openalex.org/W2586231835","https://openalex.org/W2700223188","https://openalex.org/W2787664620","https://openalex.org/W6648229122","https://openalex.org/W6676965778","https://openalex.org/W6728661463","https://openalex.org/W6733344436"],"related_works":["https://openalex.org/W3085306935","https://openalex.org/W4388145675","https://openalex.org/W2146647189","https://openalex.org/W1596212773","https://openalex.org/W2806715440","https://openalex.org/W2096973557","https://openalex.org/W2913250844","https://openalex.org/W2074628056","https://openalex.org/W1993302120","https://openalex.org/W1520115325"],"abstract_inverted_index":{"Sense":[0,34],"amplifier":[1],"(SA)":[2],"input-referred":[3],"offset":[4,132,158],"often":[5],"dictates":[6],"the":[7,38,62,68,92,141,171,202,210],"minimum":[8],"required":[9],"differential":[10],"input":[11],"($\\Delta":[12],"V_{\\textrm":[13,51,168,197],"{BL-min}}$":[14,52,106,169,198],")":[15],"and":[16,75,101,111,125,150,163,175],"is":[17],"an":[18,191],"important":[19],"factor":[20],"in":[21,153,195,201,220],"realizing":[22],"low-voltage":[23],"static":[24],"random":[25],"access":[26],"memories.":[27],"This":[28],"paper":[29],"presents":[30],"a":[31,178],"HYbrid":[32],"latch-type":[33],"Amplifier":[35],"(HYSA-QZ),":[36],"where":[37,140],"bitline":[39],"signals":[40],"are":[41],"supplied":[42],"to":[43,47,123,184],"multiple":[44],"internal":[45],"nodes":[46],"significantly":[48],"reduce":[49],"$\\Delta":[50,104,167,196],".":[53],"A":[54],"65-nm":[55],"CMOS":[56],"test":[57],"chip":[58],"with":[59,95,107,136,143,161],"arrays":[60],"of":[61,67,87,115,157,217],"HYSA-QZ,":[63,69],"two":[64],"intermediate":[65],"formulations":[66],"conventional":[70,76],"current":[71],"latch":[72,78],"SA":[73,79],"(CLSA),":[74],"voltage":[77],"(VLSA)":[80],"were":[81],"fabricated.":[82],"Measurements":[83],"over":[84,177],"5120":[85],"SAs":[86],"each":[88],"type":[89],"show":[90],"that":[91],"HYSA-QZ":[93,142,172,203,211],"implemented":[94],"regular-$V_{\\mathrm{":[96],"T}}$":[97,146,207],"transistors":[98,147],"require":[99],"50.0%,":[100],"22.8%":[102],"lower":[103],"\\text{V}_{\\textrm":[105],"6.5%":[108],"(or":[109,113,118],"4.5%)":[110],"30.7%":[112],"18.8%)":[114],"total":[116],"gate":[117],"layout)":[119],"area":[120],"overhead":[121],"compared":[122,160],"CLSA":[124,162],"VLSA":[126],"at":[127,187,214],"0.4":[128,188],"V,":[129],"respectively.":[130,165],"Iso-gate-area":[131],"improvement":[133],"was":[134,199],"substantiated":[135],"Pelgrom's":[137],"mismatch":[138],"model,":[139],"regular-${\\mathrm{":[144],"V}}_{\\mathrm{":[145],"showed":[148],"46.6%":[149],"7.7%":[151],"improvements":[152],"measured":[154,200],"standard":[155],"deviation":[156],"distribution":[159],"VLSA,":[164],"Measured":[166],"for":[170],"remains":[173],"stable":[174],"low":[176],"temperature":[179],"range":[180],"from":[181],"0":[182],"\u00b0C":[183,186],"75":[185],"V.":[189],"Moreover,":[190],"additional":[192],"13.0%":[193],"reduction":[194],"when":[204],"using":[205],"low-$V_{\\mathrm{":[206],"transistors.":[208],"Finally,":[209],"operates":[212],"reliably":[213],"$V_{\\textrm":[215],"{DD-min}}$":[216],"260":[218],"mV":[219],"25":[221],"\u00b0C.":[222]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}