{"id":"https://openalex.org/W2909009822","doi":"https://doi.org/10.1109/tcsi.2018.2889732","title":"Efficient CMOS Invertible Logic Using Stochastic Computing","display_name":"Efficient CMOS Invertible Logic Using Stochastic Computing","publication_year":2019,"publication_date":"2019-01-11","ids":{"openalex":"https://openalex.org/W2909009822","doi":"https://doi.org/10.1109/tcsi.2018.2889732","mag":"2909009822"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2018.2889732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2889732","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2603.27030","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031182338","display_name":"Sean C. Smithson","orcid":"https://orcid.org/0000-0002-9883-1093"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sean C. Smithson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-9883-1093","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049740452","display_name":"Naoya Onizawa","orcid":"https://orcid.org/0000-0002-4855-7081"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naoya Onizawa","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University, Sendai, Japan"],"raw_orcid":"https://orcid.org/0000-0002-4855-7081","affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034701871","display_name":"Brett H. Meyer","orcid":"https://orcid.org/0000-0002-6650-3298"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Brett H. Meyer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091600002","display_name":"Warren J. Gross","orcid":"https://orcid.org/0000-0002-6226-6037"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Warren J. Gross","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-6226-6037","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Hanyu","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University, Sendai, Japan"],"raw_orcid":"https://orcid.org/0000-0002-4397-8290","affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.2033,"has_fulltext":true,"cited_by_count":71,"citation_normalized_percentile":{"value":0.94681491,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"66","issue":"6","first_page":"2263","last_page":"2274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/invertible-matrix","display_name":"Invertible matrix","score":0.8779410123825073},{"id":"https://openalex.org/keywords/stochastic-computing","display_name":"Stochastic computing","score":0.8469913005828857},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6263282299041748},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6092730760574341},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6085536479949951},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.5210185050964355},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4806188941001892},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44639289379119873},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4443255364894867},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4405757486820221},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42777904868125916},{"id":"https://openalex.org/keywords/factorization","display_name":"Factorization","score":0.4231565594673157},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3400347828865051},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31694769859313965},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2512716054916382},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1119810938835144},{"id":"https://openalex.org/keywords/pure-mathematics","display_name":"Pure mathematics","score":0.08382466435432434}],"concepts":[{"id":"https://openalex.org/C96442724","wikidata":"https://www.wikidata.org/wiki/Q242188","display_name":"Invertible matrix","level":2,"score":0.8779410123825073},{"id":"https://openalex.org/C2780971903","wikidata":"https://www.wikidata.org/wiki/Q2933705","display_name":"Stochastic computing","level":3,"score":0.8469913005828857},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6263282299041748},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6092730760574341},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6085536479949951},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.5210185050964355},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4806188941001892},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44639289379119873},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4443255364894867},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4405757486820221},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42777904868125916},{"id":"https://openalex.org/C187834632","wikidata":"https://www.wikidata.org/wiki/Q188804","display_name":"Factorization","level":2,"score":0.4231565594673157},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3400347828865051},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31694769859313965},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2512716054916382},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1119810938835144},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.08382466435432434},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2018.2889732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2889732","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:arXiv.org:2603.27030","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2603.27030","pdf_url":"https://arxiv.org/pdf/2603.27030","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2603.27030","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2603.27030","pdf_url":"https://arxiv.org/pdf/2603.27030","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1372972422","display_name":null,"funder_award_id":"JP16K12494","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G2884186088","display_name":null,"funder_award_id":"JPMJPR18M5","funder_id":"https://openalex.org/F4320338111","funder_display_name":"Precursory Research for Embryonic Science and Technology"}],"funders":[{"id":"https://openalex.org/F4320320912","display_name":"Ministry of Education, Culture, Sports, Science and Technology","ror":"https://ror.org/048rj2z13"},{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"},{"id":"https://openalex.org/F4320338111","display_name":"Precursory Research for Embryonic Science and Technology","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1604973310","https://openalex.org/W1980314119","https://openalex.org/W2023501952","https://openalex.org/W2024060531","https://openalex.org/W2042492924","https://openalex.org/W2060956313","https://openalex.org/W2099690171","https://openalex.org/W2113310226","https://openalex.org/W2114638353","https://openalex.org/W2138913040","https://openalex.org/W2151770284","https://openalex.org/W2157239334","https://openalex.org/W2296101864","https://openalex.org/W2550051656","https://openalex.org/W2563740559","https://openalex.org/W2593865516","https://openalex.org/W2598327505","https://openalex.org/W2612399505","https://openalex.org/W2736316868","https://openalex.org/W2751543632","https://openalex.org/W2772380332","https://openalex.org/W2772499140","https://openalex.org/W2775262025","https://openalex.org/W2805243826","https://openalex.org/W2962811827","https://openalex.org/W2962841716","https://openalex.org/W3099679779","https://openalex.org/W3100863707","https://openalex.org/W3104904034","https://openalex.org/W6731218083","https://openalex.org/W6741396581"],"related_works":["https://openalex.org/W2909009822","https://openalex.org/W4319431600","https://openalex.org/W4281636053","https://openalex.org/W2072840391","https://openalex.org/W818963952","https://openalex.org/W2157277696","https://openalex.org/W2768509551","https://openalex.org/W2018106661","https://openalex.org/W2039140951","https://openalex.org/W1939541994"],"abstract_inverted_index":{"Invertible":[0],"logic":[1,52,82],"can":[2,83,105,120,132],"operate":[3],"in":[4,13,30],"one":[5],"of":[6,112,154],"two":[7],"modes:":[8],"1)":[9],"a":[10,19,27,97,109],"forward":[11],"mode,":[12,29],"which":[14,31,104,149],"inputs":[15,38],"are":[16,147],"presented":[17],"and":[18,25,36,72,141,161],"single,":[20],"correct":[21,152],"output":[22,33],"is":[23,34,47],"produced,":[24],"2)":[26],"reverse":[28],"the":[32,37,44,125,151],"fixed":[35],"take":[39],"on":[40,92],"values":[41],"consistent":[42],"with":[43,128,164],"output.":[45],"It":[46],"possible":[48],"to":[49,63,136],"create":[50],"invertible":[51,81,101,129,138,156,171],"using":[53,86,108],"various":[54],"Boltzmann":[55],"machine":[56],"configurations.":[57],"Such":[58],"systems":[59],"have":[60],"been":[61],"shown":[62],"solve":[64],"certain":[65],"challenging":[66],"problems":[67],"quickly,":[68],"such":[69],"as":[70],"factorization":[71],"combinatorial":[73],"optimization.":[74],"In":[75],"this":[76],"paper,":[77],"we":[78],"show":[79],"that":[80,117],"be":[84,106,134],"implemented":[85,107],"simple":[87],"spiking":[88],"neural":[89],"networks":[90],"based":[91],"stochastic":[93,102,139],"computing.":[94],"We":[95,115],"present":[96],"design":[98,119],"methodology":[99],"for":[100,169],"gates,":[103],"small":[110],"amount":[111],"CMOS":[113],"hardware.":[114],"demonstrate":[116,150],"our":[118],"not":[121],"only":[122],"correctly":[123],"implement":[124],"basic":[126],"gates":[127],"capability":[130],"but":[131],"also":[133],"extended":[135],"construct":[137],"adder":[140],"multiplier":[142,172],"circuits.":[143],"The":[144],"experimental":[145],"results":[146,168],"presented,":[148],"operation":[153],"synthesizable":[155],"circuitry":[157],"performing":[158],"both":[159],"multiplication":[160],"factorization,":[162],"along":[163],"fabricated":[165],"ASIC":[166],"measurement":[167],"an":[170],"circuit.":[173]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":11},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}