{"id":"https://openalex.org/W2899893902","doi":"https://doi.org/10.1109/tcsi.2018.2875311","title":"A (21150, 19050) GC-LDPC Decoder for NAND Flash Applications","display_name":"A (21150, 19050) GC-LDPC Decoder for NAND Flash Applications","publication_year":2018,"publication_date":"2018-11-09","ids":{"openalex":"https://openalex.org/W2899893902","doi":"https://doi.org/10.1109/tcsi.2018.2875311","mag":"2899893902"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2018.2875311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2875311","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103122300","display_name":"Yen-Chin Liao","orcid":"https://orcid.org/0000-0002-3575-3657"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yen-Chin Liao","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111580660","display_name":"Chien Chang Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien Lin","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074752759","display_name":"Hsie-Chia Chang","orcid":"https://orcid.org/0000-0002-0525-8129"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsie-Chia Chang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100772114","display_name":"Shu Lin","orcid":"https://orcid.org/0000-0003-1401-7834"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shu Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Davis, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103122300"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":2.7294,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.91276771,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"66","issue":"3","first_page":"1219","last_page":"1230"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.7833513021469116},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.7612485885620117},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7315503358840942},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5959309935569763},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4668097496032715},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4248812794685364},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.41585391759872437},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4150454103946686},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34721046686172485},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.15188941359519958},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07561931014060974}],"concepts":[{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.7833513021469116},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.7612485885620117},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7315503358840942},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5959309935569763},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4668097496032715},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4248812794685364},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.41585391759872437},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4150454103946686},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34721046686172485},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.15188941359519958},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07561931014060974},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2018.2875311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2875311","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G4419722569","display_name":null,"funder_award_id":"107-2 22-8-009-014-TA","funder_id":"https://openalex.org/F4320323443","funder_display_name":"National Chiao Tung University"}],"funders":[{"id":"https://openalex.org/F4320323443","display_name":"National Chiao Tung University","ror":"https://ror.org/00se2k293"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W628021441","https://openalex.org/W1534925464","https://openalex.org/W1973672456","https://openalex.org/W1973712217","https://openalex.org/W2046091144","https://openalex.org/W2048185145","https://openalex.org/W2083774980","https://openalex.org/W2123530431","https://openalex.org/W2125263803","https://openalex.org/W2126419525","https://openalex.org/W2127432030","https://openalex.org/W2127490352","https://openalex.org/W2128765501","https://openalex.org/W2133068391","https://openalex.org/W2139164285","https://openalex.org/W2139645268","https://openalex.org/W2156938362","https://openalex.org/W2170723844","https://openalex.org/W2284689775","https://openalex.org/W2307911067","https://openalex.org/W2489439822","https://openalex.org/W2559757893","https://openalex.org/W2559967003","https://openalex.org/W2588191434","https://openalex.org/W2611084627","https://openalex.org/W2623407995","https://openalex.org/W2624585304","https://openalex.org/W2745024363","https://openalex.org/W2753053591","https://openalex.org/W4239889878","https://openalex.org/W4246559068","https://openalex.org/W4256264271","https://openalex.org/W4256648168","https://openalex.org/W4300188436"],"related_works":["https://openalex.org/W2903058006","https://openalex.org/W2102374550","https://openalex.org/W2047069332","https://openalex.org/W2352157218","https://openalex.org/W2806845321","https://openalex.org/W4293418541","https://openalex.org/W2393084694","https://openalex.org/W4213381250","https://openalex.org/W1968289971","https://openalex.org/W4300588357"],"abstract_inverted_index":{"In":[0,74],"this":[1],"paper,":[2],"a":[3,49,107],"(21150,":[4],"19050)":[5],"globally-coupled":[6],"low-density":[7],"parity":[8,35],"check":[9,36],"(GC-LDPC)":[10],"code":[11,22,59,70],"designed":[12],"for":[13,55],"NAND":[14],"flash":[15],"memories":[16],"is":[17,60],"presented.":[18],"The":[19],"proposed":[20,57,76],"LDPC":[21],"comprises":[23],"three":[24],"disjoint":[25],"subcodes":[26],"which":[27],"can":[28],"be":[29],"decoded":[30],"independently.":[31],"This":[32],"highly":[33],"structural":[34],"matrix":[37],"contributes":[38],"to":[39,87],"efficient":[40],"decoder":[41,77],"implementation":[42],"and":[43,92],"flexible":[44],"decoding":[45,52,65,93,109],"flow":[46],"control.":[47],"Moreover,":[48],"two-phase":[50],"local/global":[51],"procedure":[53],"optimized":[54],"the":[56,68,75,79,89,103,115],"GC-LDPC":[58],"introduced.":[61],"Scenarios":[62],"of":[63,111],"collaborative":[64],"that":[66],"leverages":[67],"special":[69],"structures":[71],"are":[72,85],"discussed.":[73],"architecture,":[78],"pipelined":[80],"processing":[81],"elements":[82],"with":[83,114],"scheduling":[84],"employed":[86],"reduce":[88],"critical":[90],"path":[91],"latency":[94],"as":[95],"well.":[96],"Implemented":[97],"in":[98],"UMC":[99],"65":[100],"nm":[101],"process,":[102],"post-layout":[104],"simulation":[105],"shows":[106],"maximum":[108],"throughput":[110],"4.32":[112],"Gb/s":[113],"chip":[116],"area":[117],"3.376":[118],"mm":[119],"<sup":[120],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[121],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[122],".":[123]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}