{"id":"https://openalex.org/W2888469969","doi":"https://doi.org/10.1109/tcsi.2018.2861738","title":"TEL Logic Style as a Countermeasure Against Side-Channel Attacks: Secure Cells Library in 65nm CMOS and Experimental Results","display_name":"TEL Logic Style as a Countermeasure Against Side-Channel Attacks: Secure Cells Library in 65nm CMOS and Experimental Results","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2888469969","doi":"https://doi.org/10.1109/tcsi.2018.2861738","mag":"2888469969"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2018.2861738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2861738","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2078.1/211032","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090882290","display_name":"Davide Bellizia","orcid":"https://orcid.org/0000-0002-6947-4410"},"institutions":[{"id":"https://openalex.org/I95674353","display_name":"UCLouvain","ror":"https://ror.org/02495e989","country_code":"BE","type":"education","lineage":["https://openalex.org/I95674353"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Davide Bellizia","raw_affiliation_strings":["Crypto Group, ICTEAM, Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Crypto Group, ICTEAM, Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium","institution_ids":["https://openalex.org/I95674353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria dell\u2019Informazione, Elettronica e Telecomunicazioni, Sapienza Universit\u00e0 di Roma, Rome, Italy","Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni, Sapienza Universit\u00e0 di Roma, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5650-8212","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell\u2019Informazione, Elettronica e Telecomunicazioni, Sapienza Universit\u00e0 di Roma, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni, Sapienza Universit\u00e0 di Roma, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria dell\u2019Informazione, Elettronica e Telecomunicazioni, Sapienza Universit\u00e0 di Roma, Rome, Italy","Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni, Sapienza Universit\u00e0 di Roma, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell\u2019Informazione, Elettronica e Telecomunicazioni, Sapienza Universit\u00e0 di Roma, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni, Sapienza Universit\u00e0 di Roma, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1964,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.90652601,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6643344759941101},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5979341864585876},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5626865029335022},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5295363664627075},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.48249030113220215},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47524380683898926},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47013741731643677},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.45411279797554016},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4458594024181366},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4108232259750366},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37997227907180786},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3379356861114502},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32564204931259155},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3126974403858185},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2104225754737854}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6643344759941101},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5979341864585876},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5626865029335022},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5295363664627075},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.48249030113220215},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47524380683898926},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47013741731643677},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.45411279797554016},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4458594024181366},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4108232259750366},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37997227907180786},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3379356861114502},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32564204931259155},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3126974403858185},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2104225754737854}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsi.2018.2861738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2861738","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:dial.uclouvain.be:boreal:211032","is_oa":true,"landing_page_url":"http://hdl.handle.net/2078.1/211032","pdf_url":null,"source":{"id":"https://openalex.org/S4306401902","display_name":"Digital Access to Libraries (Universit\u00e9 catholique de Louvain (UCL), l'Universit\u00e9 de Namur (UNamur) and the Universit\u00e9 Saint-Louis (USL-B))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I95674353","host_organization_name":"UCLouvain","host_organization_lineage":["https://openalex.org/I95674353"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 65, no.11, p. 3874-3884 (2018)","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1390723","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1390723","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:dial.uclouvain.be:boreal:211032","is_oa":true,"landing_page_url":"http://hdl.handle.net/2078.1/211032","pdf_url":null,"source":{"id":"https://openalex.org/S4306401902","display_name":"Digital Access to Libraries (Universit\u00e9 catholique de Louvain (UCL), l'Universit\u00e9 de Namur (UNamur) and the Universit\u00e9 Saint-Louis (USL-B))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I95674353","host_organization_name":"UCLouvain","host_organization_lineage":["https://openalex.org/I95674353"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 65, no.11, p. 3874-3884 (2018)","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W748543074","https://openalex.org/W1501277346","https://openalex.org/W1506423869","https://openalex.org/W1518029257","https://openalex.org/W1522953023","https://openalex.org/W1549320745","https://openalex.org/W1562542037","https://openalex.org/W1595639514","https://openalex.org/W1602420333","https://openalex.org/W1607006990","https://openalex.org/W1613874182","https://openalex.org/W1934832130","https://openalex.org/W1992434343","https://openalex.org/W2030008667","https://openalex.org/W2059471208","https://openalex.org/W2108782258","https://openalex.org/W2132451830","https://openalex.org/W2144630005","https://openalex.org/W2144683590","https://openalex.org/W2151354270","https://openalex.org/W2154909745","https://openalex.org/W2155383060","https://openalex.org/W2169761426","https://openalex.org/W2176568615","https://openalex.org/W2794952452","https://openalex.org/W2799782672","https://openalex.org/W2944942867","https://openalex.org/W4231098049","https://openalex.org/W6622055060","https://openalex.org/W6630308244","https://openalex.org/W6631436544","https://openalex.org/W6633002134","https://openalex.org/W6635410860","https://openalex.org/W6635937959","https://openalex.org/W6636388380","https://openalex.org/W6640284782","https://openalex.org/W6682554491","https://openalex.org/W6682913925","https://openalex.org/W6685161526","https://openalex.org/W6750941466"],"related_works":["https://openalex.org/W2396800376","https://openalex.org/W2069669442","https://openalex.org/W2150834427","https://openalex.org/W1996543053","https://openalex.org/W2154909745","https://openalex.org/W2183913663","https://openalex.org/W1602420333","https://openalex.org/W2091604856","https://openalex.org/W321873635","https://openalex.org/W2977000254","https://openalex.org/W2171918386","https://openalex.org/W2506582230","https://openalex.org/W2783353247","https://openalex.org/W2108782258","https://openalex.org/W2765830532","https://openalex.org/W60180673","https://openalex.org/W1987134536","https://openalex.org/W2101624220","https://openalex.org/W2084143330","https://openalex.org/W1879553245"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"experimental":[3],"results":[4,177],"on":[5,26,104,120,143,161],"a":[6,83,93,121,135,170,180],"dual-rail":[7],"pre-charge":[8,46],"logic":[9,22,30,47,49,53,194,195],"family":[10,23],"whose":[11],"power":[12,69],"consumption":[13],"is":[14,24],"insensitive":[15],"to":[16,58,65,168,189,207],"unbalanced":[17],"load":[18,199],"conditions.":[19],"The":[20,51,88],"proposed":[21],"based":[25,43,193],"the":[27,41,60,105,108,128,139,144,162,184,190,205],"time":[28],"enclosed":[29],"(TEL)":[31],"encoding":[32],"and":[33,64,68,77,99,132,159],"can":[34],"be":[35],"viewed":[36],"as":[37],"an":[38,202],"improvement":[39,203],"of":[40,73,107,138,154,173,183,209,214],"delay":[42],"dual":[44],"rail":[45],"(DDPL)":[48],"style.":[50],"DDPL":[52],"gates":[54,76],"have":[55,148,178],"been":[56,80,118,149],"redesigned":[57],"avoid":[59],"early":[61],"evaluation":[62],"effect":[63],"reduce":[66],"area":[67],"consumption.":[70],"A":[71,111],"library":[72,90,131],"TEL":[74,130],"secure":[75],"flip-flops":[78],"has":[79,117],"implemented":[81,119],"in":[82,204],"65":[84,122,163],"nm":[85,123,164],"CMOS":[86,124],"process.":[87],"developed":[89,129],"allows":[91],"adopting":[92],"semi-custom":[94],"design":[95],"flow":[96],"(automatic":[97],"place":[98],"route)":[100],"without":[101],"any":[102],"constraint":[103],"routing":[106],"complementary":[109],"wires.":[110],"four":[112],"bit":[113],"lightweight":[114],"crypto":[115,141],"core":[116,142],"testchip":[125,165],"by":[126,152],"using":[127],"compared":[133],"against":[134],"SABL":[136],"implementation":[137],"same":[140,145],"chip.":[146],"Comparisons":[147],"carried":[150],"out":[151],"means":[153],"extensive":[155],"transistor":[156],"level":[157],"simulations":[158],"measurements":[160,206],"which":[166],"allowed":[167],"evaluate":[169],"wide":[171],"set":[172],"security":[174],"metrics.":[175],"Experimental":[176],"shown":[179],"strong":[181],"reduction":[182],"information":[185],"leakage":[186],"with":[187,201],"respect":[188],"sense":[191],"amplifier":[192],"style":[196],"under":[197],"mismatched":[198],"conditions":[200],"disclosure":[208],"more":[210],"than":[211],"three":[212],"orders":[213],"magnitude.":[215]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}