{"id":"https://openalex.org/W2896117359","doi":"https://doi.org/10.1109/tcsi.2018.2854220","title":"A 0.9-V 100-<inline-formula> <tex-math notation=\"LaTeX\">$\\mu$ </tex-math> </inline-formula>W Feedforward Adder-Less Inverter-Based MASH <inline-formula> <tex-math notation=\"LaTeX\">$\\Delta\\Sigma$ </tex-math> </inline-formula> Modulator With 91-dB Dynamic Range and 20-kHz Bandwidth","display_name":"A 0.9-V 100-<inline-formula> <tex-math notation=\"LaTeX\">$\\mu$ </tex-math> </inline-formula>W Feedforward Adder-Less Inverter-Based MASH <inline-formula> <tex-math notation=\"LaTeX\">$\\Delta\\Sigma$ </tex-math> </inline-formula> Modulator With 91-dB Dynamic Range and 20-kHz Bandwidth","publication_year":2018,"publication_date":"2018-08-20","ids":{"openalex":"https://openalex.org/W2896117359","doi":"https://doi.org/10.1109/tcsi.2018.2854220","mag":"2896117359"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2018.2854220","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2854220","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/handle//11441/152684","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006296658","display_name":"Bahareh Honarparvar","orcid":"https://orcid.org/0000-0001-9005-2282"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Mohammad Honarparvar","raw_affiliation_strings":["Polystim Neurotech Laboratory, Polytechnique Montreal, Montreal, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Polystim Neurotech Laboratory, Polytechnique Montreal, Montreal, QC, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042960119","display_name":"Jos\u00e9 M. de la Rosa","orcid":"https://orcid.org/0000-0003-2848-9226"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose M. de la Rosa","raw_affiliation_strings":["Instituto de Microelectronica de Sevilla, IMSE-CNM, CSIC/Universidad de Sevilla, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectronica de Sevilla, IMSE-CNM, CSIC/Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082509767","display_name":"Mohamad Sawan","orcid":"https://orcid.org/0000-0002-4137-7272"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohamad Sawan","raw_affiliation_strings":["Polystim Neurotech Laboratory, Polytechnique Montreal, Montreal, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Polystim Neurotech Laboratory, Polytechnique Montreal, Montreal, QC, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006296658"],"corresponding_institution_ids":["https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":1.6653,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.83274092,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"65","issue":"11","first_page":"3675","last_page":"3687"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7024321556091309},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.5228305459022522},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5127462148666382},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.5059742331504822},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49932408332824707},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48398351669311523},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.4307454228401184},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.42021316289901733},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.41084516048431396},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39612680673599243},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34501025080680847},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3339809775352478},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.33190426230430603},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3214248716831207},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20431599020957947},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1620274782180786}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7024321556091309},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.5228305459022522},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5127462148666382},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.5059742331504822},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49932408332824707},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48398351669311523},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.4307454228401184},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.42021316289901733},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.41084516048431396},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39612680673599243},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34501025080680847},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3339809775352478},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.33190426230430603},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3214248716831207},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20431599020957947},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1620274782180786},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/tcsi.2018.2854220","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2854220","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:digital.csic.es:10261/195624","is_oa":false,"landing_page_url":"http://hdl.handle.net/10261/195624","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"art\u00edculo"},{"id":"pmh:oai:idus.us.es:11441/152684","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/152684","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:publications.polymtl.ca:40639","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/40639/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article de revue"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/152684","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/152684","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W597664373","https://openalex.org/W1438045540","https://openalex.org/W1599205172","https://openalex.org/W1621379163","https://openalex.org/W1665620417","https://openalex.org/W1985277589","https://openalex.org/W1993213026","https://openalex.org/W1999609129","https://openalex.org/W2011789192","https://openalex.org/W2025555465","https://openalex.org/W2036185783","https://openalex.org/W2052944723","https://openalex.org/W2054056691","https://openalex.org/W2065808645","https://openalex.org/W2082273545","https://openalex.org/W2092917193","https://openalex.org/W2109226934","https://openalex.org/W2111222782","https://openalex.org/W2125257084","https://openalex.org/W2129393153","https://openalex.org/W2137701757","https://openalex.org/W2154621839","https://openalex.org/W2157847865","https://openalex.org/W2167563832","https://openalex.org/W2184277408","https://openalex.org/W2199634878","https://openalex.org/W2291027772","https://openalex.org/W2385666292","https://openalex.org/W2510175554","https://openalex.org/W2522828564","https://openalex.org/W2559685583","https://openalex.org/W2592144269","https://openalex.org/W4285719527","https://openalex.org/W4301627548","https://openalex.org/W6635995875","https://openalex.org/W6663977189","https://openalex.org/W6686093272"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2810764774","https://openalex.org/W2006083326","https://openalex.org/W2462039445","https://openalex.org/W1972325470","https://openalex.org/W1984034530","https://openalex.org/W1997393350","https://openalex.org/W4252196636","https://openalex.org/W4312706393","https://openalex.org/W1556873230"],"abstract_inverted_index":{"A":[0],"0.9-V":[1],"\u0394\u03a3":[2,109],"modulator":[3,40,52],"integrated":[4],"into":[5],"a":[6,24,42,86,129,136],"0.18-\u03bcm":[7],"CMOS":[8],"technology":[9],"for":[10],"digitizing":[11],"signals":[12],"in":[13,18,47,53,69],"low-power":[14],"devices":[15],"is":[16,36,96,145],"presented":[17,84],"this":[19],"paper.":[20],"To":[21,61],"do":[22],"so,":[23],"cascade":[25],"(multistage":[26],"noise":[27],"shaping)":[28],"architecture":[29],"based":[30],"on":[31],"an":[32],"adder-less":[33],"feedforward":[34],"structure":[35],"proposed.":[37,97],"The":[38],"proposed":[39,108],"has":[41],"unity":[43],"signal":[44,130],"transfer":[45],"function":[46],"both":[48],"stages":[49],"of":[50,65,82,106,132,139],"the":[51,57,63,70,79,83,104,107,143],"order":[54],"to":[55,76,102],"reduce":[56],"integrator's":[58],"output":[59],"swings.":[60],"mitigate":[62],"failure":[64],"slow":[66],"process":[67],"corner":[68],"weak":[71],"inversion":[72],"as":[73,75],"well":[74],"further":[77],"diminish":[78],"power":[80,137],"consumption":[81],"modulator,":[85],"fully":[87],"differential":[88],"self-":[89],"and":[90,124],"bulk-biased":[91],"inverter-based":[92],"operational":[93],"transconductance":[94],"amplifier":[95],"Experimental":[98],"results":[99],"are":[100],"shown":[101],"demonstrate":[103],"efficiency":[105],"converter,":[110],"showing":[111],"state-of-the-art":[112],"performance,":[113],"by":[114],"featuring":[115],"88.7-dB":[116],"signal-to-noise":[117,120],"ratio,":[118,123],"86.4-dB":[119],"plus":[121],"distortion":[122],"91-dB":[125],"dynamic":[126],"range":[127],"within":[128],"bandwidth":[131],"20":[133],"kHz,":[134],"with":[135],"dissipation":[138],"103.4":[140],"\u03bcW":[141],"when":[142],"circuit":[144],"clocked":[146],"at":[147],"5.12":[148],"MHz.":[149]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}