{"id":"https://openalex.org/W2905238387","doi":"https://doi.org/10.1109/tcsi.2018.2852334","title":"A 1.2-V 2.41-GHz Three-Stage CMOS OTA With Efficient Frequency Compensation Technique","display_name":"A 1.2-V 2.41-GHz Three-Stage CMOS OTA With Efficient Frequency Compensation Technique","publication_year":2018,"publication_date":"2018-08-03","ids":{"openalex":"https://openalex.org/W2905238387","doi":"https://doi.org/10.1109/tcsi.2018.2852334","mag":"2905238387"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2018.2852334","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2852334","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077084617","display_name":"Lianxi Liu","orcid":"https://orcid.org/0000-0002-9897-5361"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China"],"affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China"],"affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039059169","display_name":"Jingyu Wang","orcid":"https://orcid.org/0000-0002-7928-2682"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingyu Wang","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China"],"affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077084617","display_name":"Lianxi Liu","orcid":"https://orcid.org/0000-0002-9897-5361"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lianxi Liu","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China"],"affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100402361","display_name":"Yintang Yang","orcid":"https://orcid.org/0000-0001-9745-5404"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yintang Yang","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China"],"affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5077084617"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":2.3971,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.8892962,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"66","issue":"1","first_page":"20","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-compensation","display_name":"Frequency compensation","score":0.7967132329940796},{"id":"https://openalex.org/keywords/phase-margin","display_name":"Phase margin","score":0.7289605140686035},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.6311805248260498},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5771660804748535},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5655893087387085},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.5261970162391663},{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.5205672383308411},{"id":"https://openalex.org/keywords/gain\u2013bandwidth-product","display_name":"Gain\u2013bandwidth product","score":0.5158016681671143},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5121855735778809},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5066378712654114},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4507479965686798},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.43454450368881226},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.42258167266845703},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4188573360443115},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4168265461921692},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.35830920934677124},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33311307430267334},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15191411972045898},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.13156375288963318},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.10763013362884521}],"concepts":[{"id":"https://openalex.org/C131782439","wikidata":"https://www.wikidata.org/wiki/Q1455581","display_name":"Frequency compensation","level":4,"score":0.7967132329940796},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.7289605140686035},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.6311805248260498},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5771660804748535},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5655893087387085},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.5261970162391663},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.5205672383308411},{"id":"https://openalex.org/C38566628","wikidata":"https://www.wikidata.org/wiki/Q1634194","display_name":"Gain\u2013bandwidth product","level":5,"score":0.5158016681671143},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5121855735778809},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5066378712654114},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4507479965686798},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.43454450368881226},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.42258167266845703},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4188573360443115},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4168265461921692},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.35830920934677124},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33311307430267334},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15191411972045898},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.13156375288963318},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.10763013362884521},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2018.2852334","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2852334","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1850325123","display_name":null,"funder_award_id":"61514103","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5948899027","display_name":null,"funder_award_id":"61504104","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7010476974","display_name":null,"funder_award_id":"61625403","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W144677438","https://openalex.org/W1669637212","https://openalex.org/W1826199161","https://openalex.org/W1953281949","https://openalex.org/W1968300101","https://openalex.org/W1974779192","https://openalex.org/W1979179752","https://openalex.org/W1982315583","https://openalex.org/W1984573608","https://openalex.org/W1990166046","https://openalex.org/W2004391179","https://openalex.org/W2009064736","https://openalex.org/W2011100675","https://openalex.org/W2013700857","https://openalex.org/W2020763844","https://openalex.org/W2024396782","https://openalex.org/W2081968211","https://openalex.org/W2102029541","https://openalex.org/W2103591825","https://openalex.org/W2104649329","https://openalex.org/W2106191303","https://openalex.org/W2111708953","https://openalex.org/W2114228040","https://openalex.org/W2121353816","https://openalex.org/W2124081222","https://openalex.org/W2125776391","https://openalex.org/W2130500333","https://openalex.org/W2142641748","https://openalex.org/W2145160970","https://openalex.org/W2147121405","https://openalex.org/W2153314955","https://openalex.org/W2162599988","https://openalex.org/W2165206091","https://openalex.org/W2169063429","https://openalex.org/W2169238252","https://openalex.org/W2170200522","https://openalex.org/W2312933241","https://openalex.org/W2508660439","https://openalex.org/W4239486830","https://openalex.org/W6606008288","https://openalex.org/W6640872220","https://openalex.org/W6677958914"],"related_works":["https://openalex.org/W1983981505","https://openalex.org/W2944533275","https://openalex.org/W3113405974","https://openalex.org/W2609872686","https://openalex.org/W2969974063","https://openalex.org/W2991515375","https://openalex.org/W2786507360","https://openalex.org/W4293061066","https://openalex.org/W2343244569","https://openalex.org/W2168334667"],"abstract_inverted_index":{"A":[0],"performance-boosting":[1],"frequency-compensation":[2],"technique,":[3],"called":[4],"feed-forward":[5,49],"Gm-stage":[6],"and":[7,30,42,52,80],"regular":[8],"Miller":[9,58],"plus":[10],"indirect":[11,70],"compensation":[12,71,91],"(FGRMIC),":[13],"is":[14,47,56,68],"presented":[15],"in":[16,60,126],"this":[17],"paper.":[18],"The":[19,44,65],"proposed":[20],"structure":[21],"consists":[22],"of":[23,89,108,115],"three":[24],"parts":[25],"that":[26,96,136],"ensure":[27],"the":[28,33,53,87,90,97,137],"stability":[29,88],"significantly":[31],"improve":[32],"performance,":[34],"such":[35],"as":[36],"gain\u2013bandwidth":[37],"product":[38],"(GBW),":[39],"slew":[40],"rate,":[41],"sensitivity.":[43],"first":[45],"part":[46,55,67],"a":[48,57,75,101,106,112,122,127],"transconductance":[50],"stage,":[51],"second":[54],"capacitor":[59,72],"series":[61],"with":[62,74,111,121,143],"one":[63],"resistor.":[64,76],"third":[66],"an":[69],"combined":[73],"Detailed":[77],"theoretical":[78],"analysis":[79],"design":[81],"considerations":[82],"are":[83],"provided":[84],"to":[85],"demonstrate":[86],"scheme.":[92],"Measurement":[93],"results":[94],"show":[95],"implemented":[98,138],"amplifier,":[99],"driving":[100],"2-pF":[102],"load":[103],"capacitance,":[104],"achieves":[105],"GBW":[107],"2.41":[109],"GHz":[110],"phase":[113],"margin":[114],"82.6\u00b0":[116],"while":[117],"consuming":[118],"12.6":[119],"mW":[120],"1.2-V":[123],"supply":[124],"voltage":[125],"TSMC":[128],"65-nm":[129],"CMOS":[130],"technology.":[131],"Large-signal":[132],"step":[133],"response":[134],"indicates":[135],"three-stage":[139],"FGRMIC":[140],"amplifier":[141],"settles":[142],"1%":[144],"settling":[145],"error":[146],"within":[147],"1.41":[148],"ns.":[149]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}