{"id":"https://openalex.org/W2806525215","doi":"https://doi.org/10.1109/tcsi.2018.2838258","title":"Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers","display_name":"Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers","publication_year":2018,"publication_date":"2018-06-04","ids":{"openalex":"https://openalex.org/W2806525215","doi":"https://doi.org/10.1109/tcsi.2018.2838258","mag":"2806525215"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2018.2838258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2838258","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014347182","display_name":"Chetan Vudadha","orcid":"https://orcid.org/0000-0002-0277-2931"},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chetan Vudadha","raw_affiliation_strings":["Birla Institute of Technology and Science at Pilani, Hyderabad Campus, Hyderabad, India"],"raw_orcid":"https://orcid.org/0000-0002-0277-2931","affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science at Pilani, Hyderabad Campus, Hyderabad, India","institution_ids":["https://openalex.org/I4210101034"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113123769","display_name":"A. Surya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ajay Surya","raw_affiliation_strings":["Birla Institute of Technology and Science at Pilani, Hyderabad Campus, Hyderabad, India"],"raw_orcid":"https://orcid.org/0000-0003-3785-7924","affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science at Pilani, Hyderabad Campus, Hyderabad, India","institution_ids":["https://openalex.org/I4210101034"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101759221","display_name":"Saurabh Agrawal","orcid":"https://orcid.org/0000-0003-3654-7190"},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Saurabh Agrawal","raw_affiliation_strings":["Birla Institute of Technology and Science at Pilani, Hyderabad Campus, Hyderabad, India"],"raw_orcid":"https://orcid.org/0000-0003-3654-7190","affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science at Pilani, Hyderabad Campus, Hyderabad, India","institution_ids":["https://openalex.org/I4210101034"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101945130","display_name":"M.B. Srinivas","orcid":"https://orcid.org/0000-0003-3820-0561"},"institutions":[{"id":"https://openalex.org/I1323093577","display_name":"BML Munjal University","ror":"https://ror.org/058ay3j75","country_code":"IN","type":"education","lineage":["https://openalex.org/I1323093577"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. B. Srinivas","raw_affiliation_strings":["School of Engineering and Technology, BML Munjal University, Gurgaon, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering and Technology, BML Munjal University, Gurgaon, India","institution_ids":["https://openalex.org/I1323093577"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.0401,"has_fulltext":false,"cited_by_count":81,"citation_normalized_percentile":{"value":0.94429794,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"65","issue":"12","first_page":"4313","last_page":"4325"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.9252103567123413},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.7447987794876099},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.6087196469306946},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5482367873191833},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5444227457046509},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5411282181739807},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5067568421363831},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4823955297470093},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4654477536678314},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44714295864105225},{"id":"https://openalex.org/keywords/ternary-plot","display_name":"Ternary plot","score":0.43135446310043335},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34211722016334534},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31347930431365967},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.2255077362060547},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17307651042938232},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16148468852043152},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.15750262141227722},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06084868311882019}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.9252103567123413},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.7447987794876099},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.6087196469306946},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5482367873191833},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5444227457046509},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5411282181739807},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5067568421363831},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4823955297470093},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4654477536678314},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44714295864105225},{"id":"https://openalex.org/C139478118","wikidata":"https://www.wikidata.org/wiki/Q1257468","display_name":"Ternary plot","level":3,"score":0.43135446310043335},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34211722016334534},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31347930431365967},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2255077362060547},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17307651042938232},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16148468852043152},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.15750262141227722},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06084868311882019},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2018.2838258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2838258","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1646294624","https://openalex.org/W1772352068","https://openalex.org/W1975507646","https://openalex.org/W1982498481","https://openalex.org/W1988953463","https://openalex.org/W1990039927","https://openalex.org/W1994143452","https://openalex.org/W1996025757","https://openalex.org/W2005010600","https://openalex.org/W2012150093","https://openalex.org/W2012270896","https://openalex.org/W2018735115","https://openalex.org/W2025152094","https://openalex.org/W2035545464","https://openalex.org/W2037616057","https://openalex.org/W2041357015","https://openalex.org/W2043294591","https://openalex.org/W2044463224","https://openalex.org/W2047582595","https://openalex.org/W2056897300","https://openalex.org/W2067794597","https://openalex.org/W2068871056","https://openalex.org/W2071765225","https://openalex.org/W2097757592","https://openalex.org/W2115614135","https://openalex.org/W2130206803","https://openalex.org/W2137184006","https://openalex.org/W2140036136","https://openalex.org/W2140979446","https://openalex.org/W2151124737","https://openalex.org/W2157848638","https://openalex.org/W2165303371","https://openalex.org/W2169245181","https://openalex.org/W2172161464","https://openalex.org/W2274253037","https://openalex.org/W2294839272","https://openalex.org/W2344229673","https://openalex.org/W2552905557","https://openalex.org/W2606867011","https://openalex.org/W2622850236","https://openalex.org/W6659498914","https://openalex.org/W6694357410"],"related_works":["https://openalex.org/W1489971362","https://openalex.org/W2096484761","https://openalex.org/W2062864692","https://openalex.org/W2071491930","https://openalex.org/W2900863455","https://openalex.org/W4239403158","https://openalex.org/W2071774495","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722"],"abstract_inverted_index":{"Traditionally,":[0],"binary":[1,10,75],"decision":[2,35,76],"diagram":[3,36],"(BDD)-based":[4],"algorithms":[5],"are":[6],"used":[7,91],"to":[8,55,92,122],"synthesize":[9,93],"logic":[11,58,70],"functions.":[12],"A":[13],"BDD":[14,27],"can":[15,37],"be":[16,38],"transformed":[17,39],"into":[18,40,72],"circuit":[19,41],"implementation":[20,42],"by":[21],"replacing":[22],"each":[23],"node":[24],"in":[25,112,136,150],"the":[26,83,86,108,129,137],"with":[28,128],"a":[29,33,51,64,68,73],"2:1":[30,61,98],"multiplexer.":[31],"Similarly,":[32],"ternary":[34,57,69,95,103],"using":[43,60,97,144],"3:1":[44,132],"Multiplexers.":[45],"In":[46],"this":[47],"paper,":[48],"we":[49],"present":[50],"novel":[52],"synthesis":[53,87],"technique":[54],"implement":[56],"circuits":[59,113,140],"multiplexers.":[62,99],"Initially":[63],"methodology,":[65],"which":[66],"transforms":[67],"function":[71],"ternary-transformed":[74],"diagram,":[77],"is":[78,82,90],"presented.":[79],"This":[80],"methodology":[81],"basis":[84],"for":[85,101],"algorithm":[88,110,134],"that":[89,107,114],"various":[94,102],"functions":[96,105],"Results":[100],"benchmark":[104],"indicate":[106],"proposed":[109],"results":[111],"have,":[115],"on":[116],"an":[117],"average":[118],"79%,":[119],"and":[120,148],"up":[121],"99%":[123],"fewer":[124],"transistors":[125,147],"when":[126],"compared":[127],"most":[130],"recent":[131],"multiplexer-based":[133],"available":[135],"literature.":[138],"Synthesized":[139],"have":[141],"been":[142],"implemented":[143],"carbon-nanotube":[145],"field-effect":[146],"simulated":[149],"HSPICE.":[151]},"counts_by_year":[{"year":2026,"cited_by_count":6},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":16},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":15},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}