{"id":"https://openalex.org/W2801530896","doi":"https://doi.org/10.1109/tcsi.2018.2825362","title":"An Energy-Efficient Network-on-Chip-Based Reconfigurable Viterbi Decoder Architecture","display_name":"An Energy-Efficient Network-on-Chip-Based Reconfigurable Viterbi Decoder Architecture","publication_year":2018,"publication_date":"2018-04-24","ids":{"openalex":"https://openalex.org/W2801530896","doi":"https://doi.org/10.1109/tcsi.2018.2825362","mag":"2801530896"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2018.2825362","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2825362","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024230729","display_name":"Neeli R. Prasad","orcid":"https://orcid.org/0000-0002-4418-2200"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"N. Prasad","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","[Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"[Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India]","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003667123","display_name":"Indrajit Chakrabarti","orcid":"https://orcid.org/0000-0003-4744-2132"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Indrajit Chakrabarti","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","[Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"[Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India]","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077947010","display_name":"Santanu Chattopadhyay","orcid":"https://orcid.org/0000-0002-1227-0732"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santanu Chattopadhyay","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","[Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"[Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India]","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5024230729"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.7381,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.7378577,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"65","issue":"10","first_page":"3543","last_page":"3554"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9652000069618225,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7596877813339233},{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.6512491703033447},{"id":"https://openalex.org/keywords/viterbi-algorithm","display_name":"Viterbi algorithm","score":0.5697876811027527},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5565685629844666},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.48960262537002563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48171359300613403},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4480215311050415},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.44050148129463196},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41377830505371094},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.41152191162109375},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3976064920425415},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3959534466266632},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37970447540283203},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15223360061645508},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11905720829963684}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7596877813339233},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.6512491703033447},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.5697876811027527},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5565685629844666},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48960262537002563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48171359300613403},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4480215311050415},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.44050148129463196},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41377830505371094},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.41152191162109375},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3976064920425415},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3959534466266632},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37970447540283203},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15223360061645508},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11905720829963684},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2018.2825362","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2825362","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1966317591","https://openalex.org/W1987371512","https://openalex.org/W1991133427","https://openalex.org/W2006283548","https://openalex.org/W2016856935","https://openalex.org/W2019686891","https://openalex.org/W2058968630","https://openalex.org/W2077505860","https://openalex.org/W2079675513","https://openalex.org/W2085863600","https://openalex.org/W2091518118","https://openalex.org/W2096236620","https://openalex.org/W2096680666","https://openalex.org/W2100113397","https://openalex.org/W2101911745","https://openalex.org/W2102132379","https://openalex.org/W2115079610","https://openalex.org/W2118231264","https://openalex.org/W2121606987","https://openalex.org/W2127791134","https://openalex.org/W2139129277","https://openalex.org/W2140472085","https://openalex.org/W2142398371","https://openalex.org/W2153090463","https://openalex.org/W2157528413","https://openalex.org/W2160642395","https://openalex.org/W2582120772","https://openalex.org/W2768691675"],"related_works":["https://openalex.org/W2102309991","https://openalex.org/W1795315578","https://openalex.org/W2373954783","https://openalex.org/W2535886977","https://openalex.org/W2133857928","https://openalex.org/W2143297499","https://openalex.org/W2356694334","https://openalex.org/W2991144886","https://openalex.org/W2790444905","https://openalex.org/W1843778016"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,88,117],"energy-efficient":[4],"networkon-chip":[5],"(NoC)-based":[6],"multi-core":[7,81],"architecture":[8,18,39,86,115],"for":[9],"realizing":[10],"a":[11,21,53,64],"reconfigurable":[12,65],"Viterbi":[13],"decoder":[14],"(VD).":[15],"The":[16,33],"proposed":[17,38,85,114],"can":[19],"support":[20],"wide":[22],"range":[23],"of":[24,49],"wireless":[25],"communication":[26],"standards":[27],"that":[28],"have":[29],"varied":[30],"constraint":[31],"lengths.":[32],"energy":[34,97],"efficiency":[35],"in":[36,95,124],"the":[37,46,50,72,78,84,96,108,113,125],"has":[40],"been":[41],"primarily":[42],"achieved":[43],"by":[44,62,90,119],"mapping":[45],"add-compare-select":[47],"operations":[48],"VD":[51,82,111],"onto":[52],"4":[54,56],"\u00d7":[55],"ZMesh":[57],"topology-based":[58],"NoC":[59],"and":[60],"then":[61],"employing":[63],"memoryless":[66],"survivor":[67],"memory":[68],"unit":[69],"to":[70],"decode":[71],"input":[73],"symbols.":[74],"When":[75],"compared":[76,106],"with":[77,107],"existing":[79],"ASIC-based":[80],"architectures,":[83,112],"achieves":[87,116],"improvement":[89,118],"at":[91,120],"least":[92,121],"3.06":[93],"times":[94,123],"consumption":[98],"per":[99],"decoded":[100],"bit":[101],"(EC)":[102],"metric.":[103,127],"Similarly,":[104],"when":[105],"state-of-the-art":[109],"single-core":[110],"4.99":[122],"EC":[126]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}