{"id":"https://openalex.org/W2790696451","doi":"https://doi.org/10.1109/tcsi.2018.2789907","title":"Analog Circuit Implementation of Fractional-Order Memristor: Arbitrary-Order Lattice Scaling Fracmemristor","display_name":"Analog Circuit Implementation of Fractional-Order Memristor: Arbitrary-Order Lattice Scaling Fracmemristor","publication_year":2018,"publication_date":"2018-01-18","ids":{"openalex":"https://openalex.org/W2790696451","doi":"https://doi.org/10.1109/tcsi.2018.2789907","mag":"2790696451"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2018.2789907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2789907","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101890639","display_name":"Yi\u2010Fei Pu","orcid":"https://orcid.org/0000-0003-2975-4976"},"institutions":[{"id":"https://openalex.org/I4210125143","display_name":"Chengdu University","ror":"https://ror.org/034z67559","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210125143"]},{"id":"https://openalex.org/I24185976","display_name":"Sichuan University","ror":"https://ror.org/011ashp19","country_code":"CN","type":"education","lineage":["https://openalex.org/I24185976"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yi-Fei Pu","raw_affiliation_strings":["College of Computer Science, Sichuan University, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"College of Computer Science, Sichuan University, Chengdu, China","institution_ids":["https://openalex.org/I4210125143","https://openalex.org/I24185976"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100610024","display_name":"Yuan Xiao","orcid":"https://orcid.org/0000-0003-3003-0326"},"institutions":[{"id":"https://openalex.org/I24185976","display_name":"Sichuan University","ror":"https://ror.org/011ashp19","country_code":"CN","type":"education","lineage":["https://openalex.org/I24185976"]},{"id":"https://openalex.org/I24201400","display_name":"Chengdu University of Information Technology","ror":"https://ror.org/01yxwrh59","country_code":"CN","type":"education","lineage":["https://openalex.org/I24201400"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao Yuan","raw_affiliation_strings":["College of Electronics and Information Engineering, Sichuan University, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"College of Electronics and Information Engineering, Sichuan University, Chengdu, China","institution_ids":["https://openalex.org/I24201400","https://openalex.org/I24185976"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087798672","display_name":"Yu Bo","orcid":"https://orcid.org/0000-0002-6584-8796"},"institutions":[{"id":"https://openalex.org/I4210147228","display_name":"Chengdu Normal University","ror":"https://ror.org/04enz2k98","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210147228"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bo Yu","raw_affiliation_strings":["College of Physics and Engineering, Chengdu Normal University, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"College of Physics and Engineering, Chengdu Normal University, Chengdu, China","institution_ids":["https://openalex.org/I4210147228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101890639"],"corresponding_institution_ids":["https://openalex.org/I24185976","https://openalex.org/I4210125143"],"apc_list":null,"apc_paid":null,"fwci":4.8926,"has_fulltext":false,"cited_by_count":73,"citation_normalized_percentile":{"value":0.95623951,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"65","issue":"9","first_page":"2903","last_page":"2916"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9815999865531921,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9801999926567078,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9456804990768433},{"id":"https://openalex.org/keywords/lattice","display_name":"Lattice (music)","score":0.5939430594444275},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.550675094127655},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.5181211829185486},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5098992586135864},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4899436831474304},{"id":"https://openalex.org/keywords/electrical-element","display_name":"Electrical element","score":0.4875173270702362},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4458499550819397},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.4440156817436218},{"id":"https://openalex.org/keywords/order","display_name":"Order (exchange)","score":0.4291011095046997},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3752576410770416},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2594113349914551},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20012637972831726},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.17928344011306763},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14816367626190186},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14599552750587463},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09362363815307617}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9456804990768433},{"id":"https://openalex.org/C2781204021","wikidata":"https://www.wikidata.org/wiki/Q6497091","display_name":"Lattice (music)","level":2,"score":0.5939430594444275},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.550675094127655},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.5181211829185486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5098992586135864},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4899436831474304},{"id":"https://openalex.org/C113089479","wikidata":"https://www.wikidata.org/wiki/Q210729","display_name":"Electrical element","level":2,"score":0.4875173270702362},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4458499550819397},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.4440156817436218},{"id":"https://openalex.org/C182306322","wikidata":"https://www.wikidata.org/wiki/Q1779371","display_name":"Order (exchange)","level":2,"score":0.4291011095046997},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3752576410770416},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2594113349914551},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20012637972831726},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.17928344011306763},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14816367626190186},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14599552750587463},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09362363815307617},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2018.2789907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2789907","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[{"id":"https://openalex.org/G7506217808","display_name":null,"funder_award_id":"61571312","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":71,"referenced_works":["https://openalex.org/W121642006","https://openalex.org/W1509810673","https://openalex.org/W1605182429","https://openalex.org/W1666335926","https://openalex.org/W1813987048","https://openalex.org/W1963995069","https://openalex.org/W1964109007","https://openalex.org/W1972992963","https://openalex.org/W1975647260","https://openalex.org/W1976950849","https://openalex.org/W1979543683","https://openalex.org/W1984606190","https://openalex.org/W1985438383","https://openalex.org/W1994602003","https://openalex.org/W2005482522","https://openalex.org/W2012483183","https://openalex.org/W2013777567","https://openalex.org/W2018459139","https://openalex.org/W2020236963","https://openalex.org/W2023644895","https://openalex.org/W2025674646","https://openalex.org/W2026913344","https://openalex.org/W2029831275","https://openalex.org/W2030834420","https://openalex.org/W2034948711","https://openalex.org/W2037045244","https://openalex.org/W2038166313","https://openalex.org/W2038331561","https://openalex.org/W2041218813","https://openalex.org/W2044207434","https://openalex.org/W2045009304","https://openalex.org/W2053112771","https://openalex.org/W2063357061","https://openalex.org/W2066539612","https://openalex.org/W2069717653","https://openalex.org/W2078206416","https://openalex.org/W2079756960","https://openalex.org/W2084914578","https://openalex.org/W2087301133","https://openalex.org/W2091201490","https://openalex.org/W2094325813","https://openalex.org/W2094814021","https://openalex.org/W2097549765","https://openalex.org/W2099976003","https://openalex.org/W2102216069","https://openalex.org/W2103531629","https://openalex.org/W2107815783","https://openalex.org/W2109052923","https://openalex.org/W2112181056","https://openalex.org/W2128874027","https://openalex.org/W2134937546","https://openalex.org/W2135517727","https://openalex.org/W2139166136","https://openalex.org/W2145102685","https://openalex.org/W2151015649","https://openalex.org/W2162651880","https://openalex.org/W2194083193","https://openalex.org/W2259227674","https://openalex.org/W2336471101","https://openalex.org/W2472275516","https://openalex.org/W2472297769","https://openalex.org/W2474785193","https://openalex.org/W2511841106","https://openalex.org/W2750279439","https://openalex.org/W2964631455","https://openalex.org/W3006135533","https://openalex.org/W3098259294","https://openalex.org/W3098930673","https://openalex.org/W3099125816","https://openalex.org/W6659992170","https://openalex.org/W6681484980"],"related_works":["https://openalex.org/W2795463944","https://openalex.org/W2163054919","https://openalex.org/W4281977239","https://openalex.org/W4255727786","https://openalex.org/W2980562090","https://openalex.org/W2609811191","https://openalex.org/W2008111252","https://openalex.org/W2011778323","https://openalex.org/W2444644967","https://openalex.org/W2779156041"],"abstract_inverted_index":{"In":[0,121],"this":[1,85,88,127,165],"paper,":[2,89],"based":[3],"on":[4],"fractional":[5],"calculus,":[6],"the":[7,19,28,31,36,43,69,77,106,123,140,168,172,186,189],"fractional-order":[8,44],"memristor,":[9,45],"an":[10,64,80,92,99,116,152,181],"arbitrary-order":[11,65,100,117,128,153,182],"fracmemristor,":[12,46],"is":[13,33,48,105,132,167],"proposed":[14],"to":[15,40,50,56,62],"be":[16],"implemented":[17],"in":[18,76,87,137,158],"form":[20,78],"of":[21,30,42,79,98,115,126,151,164,175,180,188,191],"a":[22,52,58,109,176],"lattice":[23,118,129],"scaling":[24,119,130],"analog":[25,81,94,112,148],"circuit.":[26,82],"Since":[27],"concept":[29],"memristor":[32,39,66,71],"generalized":[34],"from":[35],"classic":[37],"integer-order":[38],"that":[41],"it":[47],"natural":[49],"ponder":[51],"challenging":[53],"theoretical":[54],"problem":[55],"propose":[57,91],"circuit":[59,95,113,149],"theoretic":[60],"methodology":[61],"achieve":[63],"by":[67,84],"using":[68],"ordinary":[70],"and":[72,135,147,184],"capacitor":[73],"or":[74],"inductor":[75],"Motivated":[83],"need,":[86],"we":[90],"interesting":[93],"implementation":[96,114],"method":[97],"memristor.":[101],"The":[102,161],"first":[103,169],"step":[104],"proposal":[107,170],"for":[108,171,185],"novel":[110],"feasible":[111,177],"fracmemristor.":[120,192],"particular,":[122],"hardware":[124,178],"achievement":[125,150,179],"fracmemristor":[131,154,183],"mathematically":[133],"derived":[134],"analyzed":[136,157],"detail.":[138],"Second,":[139],"approximation":[141],"performance,":[142],"electrical":[143],"characteristics,":[144],"especially":[145],"fingerprints,":[146],"are":[155],"experimentally":[156],"detail,":[159],"respectively.":[160],"main":[162],"contribution":[163],"paper":[166],"preliminary":[173],"attempt":[174],"recognition":[187],"fingerprints":[190]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":11},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":13},{"year":2019,"cited_by_count":10},{"year":2018,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}