{"id":"https://openalex.org/W2780454010","doi":"https://doi.org/10.1109/tcsi.2017.2779514","title":"A 2.1-GHz Third-Order Cascaded PLL With Sub-Sampling DLL and Clock-Skew-Sampling Phase Detector","display_name":"A 2.1-GHz Third-Order Cascaded PLL With Sub-Sampling DLL and Clock-Skew-Sampling Phase Detector","publication_year":2017,"publication_date":"2017-12-29","ids":{"openalex":"https://openalex.org/W2780454010","doi":"https://doi.org/10.1109/tcsi.2017.2779514","mag":"2780454010"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2779514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2779514","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083615227","display_name":"Zhiqiang Huang","orcid":"https://orcid.org/0000-0001-9617-7537"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Zhiqiang Huang","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0001-9617-7537","affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085218717","display_name":"Bingwei Jiang","orcid":"https://orcid.org/0000-0003-1826-4445"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Bingwei Jiang","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0003-1826-4445","affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017948476","display_name":"Howard C. Luong","orcid":"https://orcid.org/0000-0003-1501-9313"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Howard C. Luong","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5848,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.71487007,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"65","issue":"7","first_page":"2118","last_page":"2126"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8592759370803833},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6851589679718018},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.6798970699310303},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6711212396621704},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.5732678174972534},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.5656729936599731},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5629021525382996},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5138704776763916},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4998602867126465},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.4846106469631195},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4806345999240875},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4703056216239929},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.46511274576187134},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4485979974269867},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.43493586778640747},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42473259568214417},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.415442556142807},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3810393810272217},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.3503352105617523},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2797272205352783},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2574579417705536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23230180144309998},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.159042090177536},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15374550223350525},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.1415640413761139},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.07515817880630493}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8592759370803833},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6851589679718018},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.6798970699310303},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6711212396621704},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.5732678174972534},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.5656729936599731},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5629021525382996},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5138704776763916},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4998602867126465},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.4846106469631195},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4806345999240875},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4703056216239929},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.46511274576187134},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4485979974269867},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.43493586778640747},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42473259568214417},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.415442556142807},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3810393810272217},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.3503352105617523},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2797272205352783},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2574579417705536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23230180144309998},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.159042090177536},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15374550223350525},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.1415640413761139},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.07515817880630493},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2017.2779514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2779514","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-90824","is_oa":false,"landing_page_url":"https://repository.hkust.edu.hk/ir/Record/1783.1-90824","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1982606279","https://openalex.org/W2029305683","https://openalex.org/W2036186630","https://openalex.org/W2066871406","https://openalex.org/W2069335439","https://openalex.org/W2075004943","https://openalex.org/W2085732029","https://openalex.org/W2086336002","https://openalex.org/W2093875124","https://openalex.org/W2118616136","https://openalex.org/W2121854746","https://openalex.org/W2162386400","https://openalex.org/W2167891824","https://openalex.org/W2229120320","https://openalex.org/W2410273639","https://openalex.org/W6645379654","https://openalex.org/W6669415149","https://openalex.org/W6674177514"],"related_works":["https://openalex.org/W2372909716","https://openalex.org/W2962482970","https://openalex.org/W2581907565","https://openalex.org/W2370714826","https://openalex.org/W1560641296","https://openalex.org/W2124609439","https://openalex.org/W4285329887","https://openalex.org/W2034597864","https://openalex.org/W1990401855","https://openalex.org/W4385624389"],"abstract_inverted_index":{"A":[0,41],"high-order":[1],"cascaded":[2,72],"phase-locked":[3],"loop":[4,11,21,31],"(PLL)":[5],"architecture":[6],"using":[7],"a":[8,61,65,75,88,102],"sub-sampling":[9,56],"delay-locked":[10],"(DLL)":[12],"is":[13,45],"proposed":[14,47,69],"to":[15,48],"break":[16],"the":[17,20,24,29,35,50,55,68],"tradeoff":[18],"between":[19],"bandwidth":[22],"and":[23,82,100],"number":[25],"of":[26,54,67,106],"integrator":[27],"in":[28,60],"feedback":[30],"without":[32],"significantly":[33],"degrading":[34],"settling":[36,77],"time":[37],"or":[38],"reference":[39],"spur.":[40],"clock-skew-sampling":[42],"phase":[43,57,85],"detector":[44],"also":[46],"extend":[49],"stable":[51],"detection":[52],"range":[53],"detector.":[58],"Implemented":[59],"65-nm":[62],"CMOS":[63],"process,":[64],"prototype":[66],"two-stage":[70],"third-order":[71],"PLL":[73],"measures":[74],"4.2-\u03bcs":[76],"time,":[78],"1.05-ps":[79],"integrated":[80],"jitter,":[81],"-113-dBc/Hz":[83],"in-band":[84],"noise":[86],"at":[87,96],"2.1-GHz":[89],"output":[90],"frequency":[91],"while":[92],"consuming":[93],"3.84":[94],"mW":[95],"1.2-V":[97],"supply":[98],"voltage":[99],"occupying":[101],"core":[103],"chip":[104],"area":[105],"0.043":[107],"mm":[108],"<sup":[109],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[110],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[111],".":[112]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}