{"id":"https://openalex.org/W2774249069","doi":"https://doi.org/10.1109/tcsi.2017.2771141","title":"Design of High-Order Type-II Delay-Locked Loops With a Fast-Settling-Zero-Overshoot Step Response and Large Jitter-Rejection Capabilities","display_name":"Design of High-Order Type-II Delay-Locked Loops With a Fast-Settling-Zero-Overshoot Step Response and Large Jitter-Rejection Capabilities","publication_year":2017,"publication_date":"2017-11-30","ids":{"openalex":"https://openalex.org/W2774249069","doi":"https://doi.org/10.1109/tcsi.2017.2771141","mag":"2774249069"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2771141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2771141","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100686210","display_name":"Yan Li","orcid":"https://orcid.org/0000-0002-0489-4246"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yan Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-0489-4246","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-4880-0272","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":0.1408,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52635795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"65","issue":"6","first_page":"1805","last_page":"1818"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overshoot","display_name":"Overshoot (microwave communication)","score":0.7953162789344788},{"id":"https://openalex.org/keywords/phase-margin","display_name":"Phase margin","score":0.7590156197547913},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6865387558937073},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.6281630992889404},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.6262074112892151},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.6140620112419128},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5840096473693848},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5604346990585327},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.5576973557472229},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5340268611907959},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5292947292327881},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4526200294494629},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.44322454929351807},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.41780608892440796},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2929993271827698},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24286335706710815},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.20028075575828552},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.15689915418624878},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13487964868545532},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.1236543357372284}],"concepts":[{"id":"https://openalex.org/C2780323453","wikidata":"https://www.wikidata.org/wiki/Q7113957","display_name":"Overshoot (microwave communication)","level":2,"score":0.7953162789344788},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.7590156197547913},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6865387558937073},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.6281630992889404},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.6262074112892151},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.6140620112419128},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5840096473693848},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5604346990585327},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.5576973557472229},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5340268611907959},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5292947292327881},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4526200294494629},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.44322454929351807},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.41780608892440796},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2929993271827698},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24286335706710815},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.20028075575828552},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.15689915418624878},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13487964868545532},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.1236543357372284},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2017.2771141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2771141","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W611209876","https://openalex.org/W637405227","https://openalex.org/W1484306781","https://openalex.org/W1542415766","https://openalex.org/W1580873078","https://openalex.org/W1677884181","https://openalex.org/W1973070989","https://openalex.org/W1975831661","https://openalex.org/W1978346157","https://openalex.org/W2048390930","https://openalex.org/W2086336002","https://openalex.org/W2103776493","https://openalex.org/W2120651488","https://openalex.org/W2136547340","https://openalex.org/W2156283236","https://openalex.org/W2169585176","https://openalex.org/W2460589855","https://openalex.org/W2485074729","https://openalex.org/W2490904451","https://openalex.org/W2587442922","https://openalex.org/W2788680135","https://openalex.org/W3207223930","https://openalex.org/W6644616491","https://openalex.org/W6802808962"],"related_works":["https://openalex.org/W4252574305","https://openalex.org/W2890481954","https://openalex.org/W2184941548","https://openalex.org/W1934997005","https://openalex.org/W4235912567","https://openalex.org/W2784194192","https://openalex.org/W3185361189","https://openalex.org/W4377825843","https://openalex.org/W1569876521","https://openalex.org/W2288086107"],"abstract_inverted_index":{"In":[0],"this":[1,102],"paper,":[2],"a":[3,66,75,89,108,130,137,178,183],"design":[4,60,168],"method":[5,99,146,160],"for":[6,49],"high-order":[7],"delay-lock":[8],"loops":[9],"(DLLs)":[10],"is":[11,23,104,147,157,161],"presented":[12],"and":[13,17,42,46,149],"verified":[14],"through":[15],"simulations":[16],"physical":[18],"experiments.":[19],"The":[20,145,159],"general":[21],"approach":[22],"based":[24,105],"on":[25,64,106],"selecting":[26,107],"the":[27,32,37,40,52,56,81,92,98,113,123,164],"closed-loop":[28,110],"transfer":[29,111],"function":[30],"of":[31,39,51,55,83,91,115],"DLL,":[33],"together":[34],"with":[35,141,191],"identifying":[36],"coefficients":[38],"phase-detector":[41],"voltage-controlled":[43],"delay":[44],"line,":[45],"subsequently,":[47],"solving":[48],"parameters":[50],"loop":[53],"filter":[54,170],"DLL.":[57],"Past":[58],"DLL":[59,131],"approaches":[61],"relied":[62],"more":[63],"establishing":[65],"desired":[67,76,109],"phase":[68,118],"margin":[69,119],"requirement":[70],"than":[71],"attempting":[72],"to":[73,85,122,135,151,163,167,196],"establish":[74],"input-output":[77],"behavior.":[78],"This":[79,125],"limited":[80],"realization":[82],"DLLs":[84,190],"second":[86,195],"order;":[87],"largely":[88],"result":[90],"complicated":[93],"mathematics":[94],"that":[95],"arise.":[96],"As":[97],"proposed":[100],"in":[101,182],"paper":[103,126],"function,":[112],"issues":[114],"stability":[116],"or":[117,155],"never":[120],"come":[121],"forefront.":[124],"will":[127,198],"show":[128],"how":[129],"can":[132],"be":[133,199],"designed":[134],"achieve":[136],"fast-settling-zero-overshoot":[138],"step":[139],"response":[140],"large":[142],"jitter-rejection":[143],"capabilities.":[144],"simple":[148],"easy":[150],"execute.":[152],"No":[153],"optimization":[154],"iteration":[156],"necessary.":[158],"similar":[162],"methods":[165],"used":[166],"active-RC":[169],"circuits.":[171],"A":[172],"fully":[173],"programmable":[174],"experimental":[175],"prototype":[176],"involving":[177],"custom":[179],"IC":[180],"implemented":[181],"130-nm":[184],"IBM":[185],"CMOS":[186],"process":[187],"was":[188],"constructed.":[189],"orders":[192],"ranging":[193],"from":[194],"eighth":[197],"investigated.":[200]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}