{"id":"https://openalex.org/W2766219883","doi":"https://doi.org/10.1109/tcsi.2017.2759097","title":"An Efficient Digital Background Control for Hybrid Transformer-Based Receivers","display_name":"An Efficient Digital Background Control for Hybrid Transformer-Based Receivers","publication_year":2017,"publication_date":"2017-10-19","ids":{"openalex":"https://openalex.org/W2766219883","doi":"https://doi.org/10.1109/tcsi.2017.2759097","mag":"2766219883"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2759097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2759097","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077773688","display_name":"G. Castellano","orcid":"https://orcid.org/0000-0002-1420-5977"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gerardo Castellano","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Naples Federico II, Napoli, Italy"],"raw_orcid":"https://orcid.org/0000-0002-1420-5977","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Naples Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102834461","display_name":"Daniele Montanari","orcid":"https://orcid.org/0000-0001-7627-249X"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Daniele Montanari","raw_affiliation_strings":["Department of Electrical, University of Pavia, Pavia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018481178","display_name":"Davide De","orcid":"https://orcid.org/0000-0003-0204-0949"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide De Caro","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Naples Federico II, Napoli, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0204-0949","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Naples Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058145121","display_name":"Danilo Manstretta","orcid":"https://orcid.org/0000-0001-6085-2668"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Danilo Manstretta","raw_affiliation_strings":["Department of Electrical, University of Pavia, Pavia, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6085-2668","affiliations":[{"raw_affiliation_string":"Department of Electrical, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058182656","display_name":"A.G.M. Strollo","orcid":"https://orcid.org/0000-0001-5737-1783"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Giuseppe Maria Strollo","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Naples Federico II, Napoli, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Naples Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4386,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66689818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"64","issue":"12","first_page":"3068","last_page":"3080"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12791","display_name":"Full-Duplex Wireless Communications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12791","display_name":"Full-Duplex Wireless Communications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5955846309661865},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5807862877845764},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5074796080589294},{"id":"https://openalex.org/keywords/nyquist\u2013shannon-sampling-theorem","display_name":"Nyquist\u2013Shannon sampling theorem","score":0.49808621406555176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4671955108642578},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4653075337409973},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45046138763427734},{"id":"https://openalex.org/keywords/transformer","display_name":"Transformer","score":0.434553861618042},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4180028438568115},{"id":"https://openalex.org/keywords/digital-control","display_name":"Digital control","score":0.41070228815078735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2990594208240509},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2248072624206543},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09835231304168701}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5955846309661865},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5807862877845764},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5074796080589294},{"id":"https://openalex.org/C288623","wikidata":"https://www.wikidata.org/wiki/Q679800","display_name":"Nyquist\u2013Shannon sampling theorem","level":2,"score":0.49808621406555176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4671955108642578},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4653075337409973},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45046138763427734},{"id":"https://openalex.org/C66322947","wikidata":"https://www.wikidata.org/wiki/Q11658","display_name":"Transformer","level":3,"score":0.434553861618042},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4180028438568115},{"id":"https://openalex.org/C158411068","wikidata":"https://www.wikidata.org/wiki/Q2720568","display_name":"Digital control","level":2,"score":0.41070228815078735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2990594208240509},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2248072624206543},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09835231304168701},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2017.2759097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2759097","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1535810436","https://openalex.org/W1900722872","https://openalex.org/W2007860731","https://openalex.org/W2017167718","https://openalex.org/W2029242918","https://openalex.org/W2091364465","https://openalex.org/W2127189684","https://openalex.org/W2174731335","https://openalex.org/W2187586516","https://openalex.org/W2266133912","https://openalex.org/W2289571244","https://openalex.org/W2291867407","https://openalex.org/W2317002898","https://openalex.org/W2332621225","https://openalex.org/W2340737525","https://openalex.org/W2526517621","https://openalex.org/W2530525862","https://openalex.org/W2570422653","https://openalex.org/W2578777862","https://openalex.org/W2581572604","https://openalex.org/W2585363400","https://openalex.org/W2592299284","https://openalex.org/W2984169157","https://openalex.org/W4240374930","https://openalex.org/W6696531885","https://openalex.org/W6769802580"],"related_works":["https://openalex.org/W2610414734","https://openalex.org/W2111241003","https://openalex.org/W2299527267","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W3042736233","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W2406926880"],"abstract_inverted_index":{"The":[0,77],"design":[1],"and":[2],"hardware":[3,92,96],"implementation":[4],"of":[5,72,89,98],"a":[6,12],"digital":[7,100,107],"control":[8,75,101],"system":[9,56],"tailored":[10],"to":[11,83],"hybrid":[13],"transformer-based":[14],"duplexer":[15],"is":[16,103],"proposed.":[17],"Working":[18],"at":[19],"Nyquist":[20],"sampling":[21],"frequency,":[22],"it":[23],"finds":[24],"the":[25,70,73,86,90,95,99,106],"optimal":[26],"transmit-receive":[27],"isolation":[28],"in":[29,48,109],"about":[30],"150":[31],"\u03bcs":[32],"even":[33],"when":[34],"modulated":[35],"signals":[36],"with":[37,65],"high":[38],"PAPR":[39],"(16-QAM)":[40],"are":[41,79],"transmitted.":[42],"A":[43],"simple":[44],"tracking":[45],"algorithm,":[46],"operating":[47],"background,":[49],"preserves":[50],"this":[51],"condition":[52],"over":[53],"time.":[54],"Uninterrupted":[55],"operation":[57],"can":[58],"be":[59],"guaranteed":[60],"through":[61],"an":[62],"auxiliary":[63],"receiver":[64],"sub-mW":[66],"power":[67],"dissipation,":[68],"minimizing":[69],"overhead":[71,97],"entire":[74],"system.":[76],"algorithms":[78],"implemented":[80],"on":[81],"FPGA":[82],"carry":[84],"out":[85],"experimental":[87],"validation":[88],"full":[91],"implementation.":[93],"Moreover,":[94],"algorithm":[102],"analyzed,":[104],"synthesizing":[105],"circuit":[108],"40-nm":[110],"CMOS":[111],"technology.":[112]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}