{"id":"https://openalex.org/W2761564987","doi":"https://doi.org/10.1109/tcsi.2017.2756878","title":"An Analogue Neuromorphic Co-Processor That Utilizes Device Mismatch for Learning Applications","display_name":"An Analogue Neuromorphic Co-Processor That Utilizes Device Mismatch for Learning Applications","publication_year":2017,"publication_date":"2017-10-12","ids":{"openalex":"https://openalex.org/W2761564987","doi":"https://doi.org/10.1109/tcsi.2017.2756878","mag":"2761564987"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2756878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2756878","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085211717","display_name":"Chetan Singh Thakur","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Chetan Singh Thakur","raw_affiliation_strings":["Department of Electronic Systems Engineering, Indian Institute of Science, Bengaluru, India","Department of Electronic Systems Engineering Indian Institute of Science  Bengaluru India"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems Engineering, Indian Institute of Science, Bengaluru, India","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"Department of Electronic Systems Engineering Indian Institute of Science  Bengaluru India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020364496","display_name":"Runchun Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I63525965","display_name":"Western Sydney University","ror":"https://ror.org/03t52dk35","country_code":"AU","type":"education","lineage":["https://openalex.org/I63525965"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Runchun Wang","raw_affiliation_strings":["Biomedical Engineering and Neuroscience, the MARCS Institute, Western Sydney University, Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"Biomedical Engineering and Neuroscience, the MARCS Institute, Western Sydney University, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I63525965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045046523","display_name":"Tara Julia Hamilton","orcid":"https://orcid.org/0000-0003-2630-7011"},"institutions":[{"id":"https://openalex.org/I63525965","display_name":"Western Sydney University","ror":"https://ror.org/03t52dk35","country_code":"AU","type":"education","lineage":["https://openalex.org/I63525965"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Tara Julia Hamilton","raw_affiliation_strings":["Biomedical Engineering and Neuroscience, the MARCS Institute, Western Sydney University, Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"Biomedical Engineering and Neuroscience, the MARCS Institute, Western Sydney University, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I63525965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037936459","display_name":"Ralph Etienne\u2010Cummings","orcid":"https://orcid.org/0000-0003-4445-973X"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"education","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ralph Etienne-Cummings","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, MD, USA","Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, MD, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, MD, USA","institution_ids":["https://openalex.org/I145311948"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, MD, USA#TAB#","institution_ids":["https://openalex.org/I145311948"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036906742","display_name":"Jonathan Tapson","orcid":"https://orcid.org/0000-0003-1969-851X"},"institutions":[{"id":"https://openalex.org/I63525965","display_name":"Western Sydney University","ror":"https://ror.org/03t52dk35","country_code":"AU","type":"education","lineage":["https://openalex.org/I63525965"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Jonathan Tapson","raw_affiliation_strings":["Biomedical Engineering and Neuroscience, the MARCS Institute, Western Sydney University, Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"Biomedical Engineering and Neuroscience, the MARCS Institute, Western Sydney University, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I63525965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061261367","display_name":"Andr\u00e9 van Schaik","orcid":"https://orcid.org/0000-0001-6140-017X"},"institutions":[{"id":"https://openalex.org/I63525965","display_name":"Western Sydney University","ror":"https://ror.org/03t52dk35","country_code":"AU","type":"education","lineage":["https://openalex.org/I63525965"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Andre van Schaik","raw_affiliation_strings":["Biomedical Engineering and Neuroscience, the MARCS Institute, Western Sydney University, Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"Biomedical Engineering and Neuroscience, the MARCS Institute, Western Sydney University, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I63525965"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5085211717"],"corresponding_institution_ids":["https://openalex.org/I59270414"],"apc_list":null,"apc_paid":null,"fwci":1.4605,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.83621806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"65","issue":"4","first_page":"1174","last_page":"1184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.733952522277832},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6456568241119385},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5694802403450012},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.47196945548057556},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.46026235818862915},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45528778433799744},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4518047869205475},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.435515820980072},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.43337130546569824},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4186145067214966},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4161655604839325},{"id":"https://openalex.org/keywords/randomness","display_name":"Randomness","score":0.41215741634368896},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.24784982204437256},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2310985028743744},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.20187896490097046},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18014991283416748}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.733952522277832},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6456568241119385},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5694802403450012},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.47196945548057556},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.46026235818862915},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45528778433799744},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4518047869205475},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.435515820980072},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.43337130546569824},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4186145067214966},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4161655604839325},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.41215741634368896},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.24784982204437256},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2310985028743744},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.20187896490097046},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18014991283416748},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2017.2756878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2756878","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:eprints.iisc.ac.in:59570","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4377196309","display_name":"NOT FOUND REPOSITORY (Indian Institute of Science Bangalore)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Journal Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W634004780","https://openalex.org/W639309485","https://openalex.org/W1184351409","https://openalex.org/W1473480386","https://openalex.org/W1603076440","https://openalex.org/W1657510559","https://openalex.org/W1845669885","https://openalex.org/W1970835231","https://openalex.org/W1979856696","https://openalex.org/W1983278353","https://openalex.org/W1986558808","https://openalex.org/W2013930007","https://openalex.org/W2018904782","https://openalex.org/W2025516544","https://openalex.org/W2028820173","https://openalex.org/W2033708181","https://openalex.org/W2054965558","https://openalex.org/W2061065224","https://openalex.org/W2081981993","https://openalex.org/W2082734621","https://openalex.org/W2101158159","https://openalex.org/W2111072639","https://openalex.org/W2116353458","https://openalex.org/W2133299437","https://openalex.org/W2138061685","https://openalex.org/W2141118573","https://openalex.org/W2146666753","https://openalex.org/W2150439267","https://openalex.org/W2156640153","https://openalex.org/W2157926305","https://openalex.org/W2170235125","https://openalex.org/W2230116429","https://openalex.org/W2320696484","https://openalex.org/W2346303648","https://openalex.org/W2964004835","https://openalex.org/W4210389905","https://openalex.org/W4243832265","https://openalex.org/W4246542941"],"related_works":["https://openalex.org/W2986579802","https://openalex.org/W2783354812","https://openalex.org/W4384112194","https://openalex.org/W2103009189","https://openalex.org/W4312958259","https://openalex.org/W4385753159","https://openalex.org/W4387251107","https://openalex.org/W4214914769","https://openalex.org/W2349383066","https://openalex.org/W4318953393"],"abstract_inverted_index":{"As":[0],"the":[1,23,30,106,145,156],"integrated":[2],"circuit":[3,56],"(IC)":[4],"technology":[5,91],"advances":[6],"into":[7],"smaller":[8],"nanometre":[9],"feature":[10],"sizes,":[11],"a":[12,88,113,117,181],"fixed-error":[13],"noise":[14,47],"known":[15],"as":[16,151,180],"device":[17,140],"mismatch":[18,141],"is":[19,57,112,142],"introduced":[20],"owing":[21],"to":[22,48,51,129,178],"dissimilarity":[24],"between":[25],"transistors,":[26],"and":[27,69,92,99,131,135],"this":[28,36,45],"degrades":[29],"accuracy":[31],"of":[32,60,81,109,120,148,163],"analog":[33,41,183],"circuits.":[34],"In":[35],"paper,":[37],"we":[38,136],"present":[39,78],"an":[40,58],"co-processor":[42,85],"that":[43,73,105,138],"uses":[44,70],"fixed-pattern":[46],"its":[49,94],"advantage":[50],"perform":[52],"complex":[53],"computation.":[54],"This":[55],"extension":[59],"our":[61,82,149,164],"previously":[62],"published":[63],"trainable":[64],"analogue":[65,84],"block":[66],"(TAB)":[67],"framework":[68,165],"multiple":[71],"inputs":[72],"substantially":[74],"increase":[75],"functionality.":[76],"We":[77,102],"measurement":[79],"results":[80],"two-input":[83],"built":[86],"using":[87],"130-nm":[89],"process":[90,127],"show":[93,104,137],"learning":[95,146],"capabilities":[96],"for":[97,144,169],"regression":[98],"classification":[100],"tasks.":[101],"also":[103],"co-processor,":[107],"comprised":[108],"100":[110],"neurons,":[111],"low-power":[114,161],"system":[115,150],"with":[116],"power":[118],"dissipation":[119],"only":[121],"1.1":[122],"\u03bcW.":[123],"The":[124,160],"IC":[125],"fabrication":[126],"contributes":[128],"randomness":[130],"variability":[132,154],"in":[133,171],"ICs,":[134],"random":[139],"favorable":[143],"capability":[147,162],"it":[152,167],"causes":[153],"among":[155],"neuronal":[157],"tuning":[158],"curves.":[159],"makes":[166],"suitable":[168],"use":[170],"various":[172],"battery-powered":[173],"applications":[174],"ranging":[175],"from":[176],"biomedical":[177],"military":[179],"front-end":[182],"co-processor.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}