{"id":"https://openalex.org/W2761449753","doi":"https://doi.org/10.1109/tcsi.2017.2756662","title":"A Low-Overhead Dynamic TCAM With Pipelined Read-Restore Refresh Scheme","display_name":"A Low-Overhead Dynamic TCAM With Pipelined Read-Restore Refresh Scheme","publication_year":2017,"publication_date":"2017-10-05","ids":{"openalex":"https://openalex.org/W2761449753","doi":"https://doi.org/10.1109/tcsi.2017.2756662","mag":"2761449753"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2756662","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2756662","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078490593","display_name":"Sandeep Mishra","orcid":"https://orcid.org/0000-0002-5893-9243"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sandeep Mishra","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology at Meghalaya, Shillong, India"],"raw_orcid":"https://orcid.org/0000-0002-5893-9243","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology at Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032798010","display_name":"Telajala Venkata Mahendra","orcid":"https://orcid.org/0000-0003-4477-3956"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Telajala Venkata Mahendra","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology at Meghalaya, Shillong, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology at Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057836156","display_name":"Jyoutishman Saikia","orcid":"https://orcid.org/0000-0002-3567-6292"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jyotishman Saikia","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, IIT Guwahati, Guwahati, India","Department of Electronics & Electrical Engineering IIT Guwahati, Guwahati, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, IIT Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Department of Electronics & Electrical Engineering IIT Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069928017","display_name":"Anup Dandapat","orcid":"https://orcid.org/0000-0002-0997-1220"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anup Dandapat","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology at Meghalaya, Shillong, India"],"raw_orcid":"https://orcid.org/0000-0002-0997-1220","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology at Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078490593"],"corresponding_institution_ids":["https://openalex.org/I9523339"],"apc_list":null,"apc_paid":null,"fwci":2.0811,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.88804423,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"65","issue":"5","first_page":"1591","last_page":"1601"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9699000120162964,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7426435947418213},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.6347538232803345},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6260203123092651},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5299542546272278},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.510342538356781},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4715191125869751},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.448564738035202},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4359554648399353},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41094857454299927},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3575414717197418},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.32776182889938354},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1377834677696228},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09385883808135986},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.08907091617584229}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7426435947418213},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.6347538232803345},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6260203123092651},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5299542546272278},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.510342538356781},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4715191125869751},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.448564738035202},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4359554648399353},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41094857454299927},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3575414717197418},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.32776182889938354},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1377834677696228},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09385883808135986},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.08907091617584229},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2017.2756662","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2756662","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G5294673434","display_name":null,"funder_award_id":"SMDP-C2SD 9(1)/2014-MDD","funder_id":"https://openalex.org/F4320325255","funder_display_name":"Ministry of Electronics and Information technology"}],"funders":[{"id":"https://openalex.org/F4320325255","display_name":"Ministry of Electronics and Information technology","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1501909045","https://openalex.org/W1516272734","https://openalex.org/W1536792390","https://openalex.org/W1827639723","https://openalex.org/W1966584930","https://openalex.org/W1976151797","https://openalex.org/W1983604042","https://openalex.org/W1992543720","https://openalex.org/W1994672025","https://openalex.org/W2003358164","https://openalex.org/W2008749436","https://openalex.org/W2030590910","https://openalex.org/W2036642572","https://openalex.org/W2046515116","https://openalex.org/W2055759024","https://openalex.org/W2068933159","https://openalex.org/W2073209050","https://openalex.org/W2084362519","https://openalex.org/W2087234896","https://openalex.org/W2098352042","https://openalex.org/W2099838977","https://openalex.org/W2101739742","https://openalex.org/W2117131128","https://openalex.org/W2117207900","https://openalex.org/W2136308753","https://openalex.org/W2141145611","https://openalex.org/W2185362417","https://openalex.org/W2193198328","https://openalex.org/W2294839272","https://openalex.org/W2322381843","https://openalex.org/W2331783522","https://openalex.org/W2521026711","https://openalex.org/W2536513443","https://openalex.org/W6686463339"],"related_works":["https://openalex.org/W2137740981","https://openalex.org/W1989420504","https://openalex.org/W2041845676","https://openalex.org/W2125477157","https://openalex.org/W4321273133","https://openalex.org/W2050720944","https://openalex.org/W2093404141","https://openalex.org/W3103704822","https://openalex.org/W2771357549","https://openalex.org/W2158622082"],"abstract_inverted_index":{"Hardware":[0],"search":[1,34,124],"using":[2,91,108],"content":[3],"addressable":[4],"memory":[5],"(CAM)":[6],"produces":[7],"the":[8,32,73,143],"fastest":[9],"upshot":[10],"but":[11,31],"takes":[12],"larger":[13],"design":[14,44,119],"area":[15,101,138],"and":[16,36,56,106,141],"consumes":[17],"relatively":[18],"high":[19,54],"power.":[20],"Dynamic":[21],"CAM":[22,74,86,105],"certainly":[23],"is":[24,51,65],"an":[25,136],"alternative":[26],"to":[27],"resolve":[28],"these":[29],"issues,":[30],"slower":[33],"speed":[35],"void":[37],"of":[38,114,126,139],"ternary":[39,48,85,104],"approach":[40],"act":[41],"as":[42],"primary":[43],"constraints.":[45],"A":[46,61],"fully":[47],"dynamic":[49,84],"storage":[50],"presented":[52],"for":[53],"density":[55],"low":[57],"leakage":[58],"associative":[59],"memory.":[60],"unique":[62],"self-refresh":[63],"scheme":[64],"introduced":[66],"with":[67],"pipelined":[68],"read-restore":[69],"mechanism":[70],"that":[71],"updates":[72,142],"cells":[75],"at":[76,96,110,122,135,145],"much":[77],"lower":[78],"refresh":[79,130,147],"overhead.":[80,148],"The":[81,117,129],"proposed":[82,118],"4-kb":[83],"structure":[87],"has":[88,132],"been":[89,133],"designed":[90],"predictive":[92],"45-nm":[93],"CMOS":[94],"technology":[95],"a":[97,111,123],"48%":[98],"reduced":[99],"cell":[100],"than":[102],"traditional":[103],"simulated":[107],"SPECTRE":[109],"supply":[112],"voltage":[113],"1.0":[115],"V.":[116],"dissipates":[120],"0.583-fJ/bit/search":[121],"rate":[125],"440":[127],"MHz.":[128],"module":[131],"integrated":[134],"additional":[137],"1.92%":[140],"TCAM":[144],"0.21%":[146]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}