{"id":"https://openalex.org/W2763550765","doi":"https://doi.org/10.1109/tcsi.2017.2751561","title":"Improving Time-Efficiency of Fault-Coverage Simulation for MOS Analog Circuit","display_name":"Improving Time-Efficiency of Fault-Coverage Simulation for MOS Analog Circuit","publication_year":2017,"publication_date":"2017-10-06","ids":{"openalex":"https://openalex.org/W2763550765","doi":"https://doi.org/10.1109/tcsi.2017.2751561","mag":"2763550765"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2751561","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2751561","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101763778","display_name":"Zhiqiang Liu","orcid":"https://orcid.org/0000-0002-8189-0636"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zhiqiang Liu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA"],"raw_orcid":"https://orcid.org/0000-0002-8189-0636","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023673688","display_name":"Shravan K. Chaganti","orcid":"https://orcid.org/0000-0001-5930-5894"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shravan K. Chaganti","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101873076","display_name":"Degang Chen","orcid":"https://orcid.org/0000-0002-5938-6329"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Degang Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA"],"raw_orcid":"https://orcid.org/0000-0002-5938-6329","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101763778"],"corresponding_institution_ids":["https://openalex.org/I173911158"],"apc_list":null,"apc_paid":null,"fwci":1.6187,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.85348998,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"65","issue":"5","first_page":"1664","last_page":"1674"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6669672131538391},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.6642032861709595},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6448973417282104},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6395944952964783},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5885266065597534},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.581920862197876},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5152447819709778},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.48654261231422424},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4489731192588806},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.4199046194553375},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3803284466266632},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23783794045448303},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1488836705684662},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.06572479009628296}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6669672131538391},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.6642032861709595},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6448973417282104},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6395944952964783},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5885266065597534},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.581920862197876},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5152447819709778},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.48654261231422424},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4489731192588806},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.4199046194553375},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3803284466266632},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23783794045448303},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1488836705684662},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.06572479009628296},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2017.2751561","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2751561","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4300000071525574}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1035193175","https://openalex.org/W1556432061","https://openalex.org/W1881506156","https://openalex.org/W1967318117","https://openalex.org/W1988192422","https://openalex.org/W1988321790","https://openalex.org/W1993695337","https://openalex.org/W1993765721","https://openalex.org/W2000861292","https://openalex.org/W2007778416","https://openalex.org/W2014417962","https://openalex.org/W2044500680","https://openalex.org/W2088797164","https://openalex.org/W2098685036","https://openalex.org/W2099992850","https://openalex.org/W2101456051","https://openalex.org/W2105290633","https://openalex.org/W2118382442","https://openalex.org/W2131277840","https://openalex.org/W2138223068","https://openalex.org/W2139895946","https://openalex.org/W2153437063","https://openalex.org/W2156134515","https://openalex.org/W2158695520","https://openalex.org/W2508571990","https://openalex.org/W2553580748","https://openalex.org/W2567975304","https://openalex.org/W2799004609","https://openalex.org/W3153172827","https://openalex.org/W4231025771","https://openalex.org/W6650542611"],"related_works":["https://openalex.org/W2340957901","https://openalex.org/W2147400189","https://openalex.org/W3147038789","https://openalex.org/W2068571131","https://openalex.org/W1555400249","https://openalex.org/W1896809008","https://openalex.org/W2115005577","https://openalex.org/W2092357065","https://openalex.org/W2913077774","https://openalex.org/W2952274626"],"abstract_inverted_index":{"In":[0,45],"analog":[1,42],"fault":[2,39,43,112,126,138,153,166],"simulation,":[3],"the":[4,19,33,38,46,65,71,100,115,125,129,137,165,184,190,199,210],"number":[5,191,200],"one":[6],"challenge":[7],"is":[8,54,61,103,119,133,203],"that":[9,164],"simulation":[10,113,177],"time":[11,34,109,178],"could":[12],"grow":[13],"rapidly":[14],"and":[15,78,97,140,209],"become":[16],"prohibitive":[17],"as":[18],"circuit":[20,50,66],"size":[21],"becomes":[22],"large.":[23],"This":[24,60],"paper":[25,156],"proposes":[26],"a":[27,49,68,80,92,146,195],"systematic":[28],"method":[29],"to":[30,105,205],"significantly":[31],"improve":[32],"efficiency":[35],"in":[36,122],"estimating":[37],"coverage":[40,167],"for":[41,82,183],"simulation.":[44],"proposed":[47],"method,":[48],"under":[51],"test":[52,131],"(CUT)":[53],"first":[55,147],"partitioned":[56],"into":[57,67,73],"independent":[58],"sub-circuits.":[59,144],"accomplished":[62],"through":[63],"mapping":[64],"graph,":[69],"decomposing":[70],"graph":[72],"strongly":[74],"connected":[75],"components":[76],"(SCCs),":[77],"generating":[79],"sub-circuit":[81,93],"each":[83],"SCC.":[84],"The":[85],"impacts":[86,139],"of":[87,152,168,192,201],"potential":[88],"faults":[89],"directly":[90],"entering":[91],"are":[94],"then":[95],"simulated":[96],"recorded":[98],"using":[99,114],"sub-circuits,":[101],"which":[102,118],"expected":[104,204],"be":[106,172,206,214],"much":[107,120,196,207,215],"more":[108],"efficient":[110],"than":[111],"whole":[116],"circuit,":[117,186,198],"larger":[121,197,208],"size.":[123],"Finally,":[124],"detectability":[127],"at":[128],"given":[130],"points":[132],"evaluated":[134],"based":[135],"on":[136,158],"sensitivity":[141],"among":[142],"different":[143],"As":[145],"step":[148],"toward":[149],"quick":[150],"estimation":[151],"coverage,":[154],"this":[155],"focuses":[157],"dc":[159,169],"tests.":[160],"Simulation":[161],"results":[162],"show":[163],"tests":[170],"can":[171],"estimated":[173],"sufficiently":[174],"accurately":[175],"with":[176],"being":[179],"reduced":[180],"by":[181,188],"10X":[182],"benchmark":[185],"or":[187],"approximately":[189],"SCCs.":[193],"For":[194],"SCCs":[202],"time-saving":[211],"factor":[212],"will":[213],"larger.":[216]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}