{"id":"https://openalex.org/W2754261318","doi":"https://doi.org/10.1109/tcsi.2017.2747480","title":"Optimum nMOS/pMOS Imbalance for Energy Efficient Digital Circuits","display_name":"Optimum nMOS/pMOS Imbalance for Energy Efficient Digital Circuits","publication_year":2017,"publication_date":"2017-09-13","ids":{"openalex":"https://openalex.org/W2754261318","doi":"https://doi.org/10.1109/tcsi.2017.2747480","mag":"2754261318"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2747480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2747480","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://www.colibri.udelar.edu.uy/jspui/bitstream/20.500.12008/43535/1/VNS17.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080574206","display_name":"Francisco Veirano","orcid":"https://orcid.org/0000-0001-6721-1855"},"institutions":[{"id":"https://openalex.org/I180910786","display_name":"Universidad de la Rep\u00fablica de Uruguay","ror":"https://ror.org/030bbe882","country_code":"UY","type":"education","lineage":["https://openalex.org/I180910786"]}],"countries":["UY"],"is_corresponding":false,"raw_author_name":"Francisco Veirano","raw_affiliation_strings":["Instituto de Ingener\u00eda El\u00e9ctrica, Universidad de la Rep\u00fablica, Montevideo, Uruguay"],"raw_orcid":"https://orcid.org/0000-0001-6721-1855","affiliations":[{"raw_affiliation_string":"Instituto de Ingener\u00eda El\u00e9ctrica, Universidad de la Rep\u00fablica, Montevideo, Uruguay","institution_ids":["https://openalex.org/I180910786"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018022196","display_name":"L\u00edrida Naviner","orcid":"https://orcid.org/0000-0002-6320-4153"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I277688954","display_name":"Universit\u00e9 Paris-Saclay","ror":"https://ror.org/03xjwb503","country_code":"FR","type":"education","lineage":["https://openalex.org/I277688954"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lirida Naviner","raw_affiliation_strings":["LTCI, T\u00e9l\u00e9com ParisTech, Universit\u00e9 Paris-Saclay, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LTCI, T\u00e9l\u00e9com ParisTech, Universit\u00e9 Paris-Saclay, Paris, France","institution_ids":["https://openalex.org/I12356871","https://openalex.org/I277688954","https://openalex.org/I4210165912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101812769","display_name":"Fernando Silveira","orcid":"https://orcid.org/0000-0003-1205-8595"},"institutions":[{"id":"https://openalex.org/I180910786","display_name":"Universidad de la Rep\u00fablica de Uruguay","ror":"https://ror.org/030bbe882","country_code":"UY","type":"education","lineage":["https://openalex.org/I180910786"]}],"countries":["UY"],"is_corresponding":false,"raw_author_name":"Fernando Silveira","raw_affiliation_strings":["Instituto de Ingener\u00eda El\u00e9ctrica, Universidad de la Rep\u00fablica, Montevideo, Uruguay"],"raw_orcid":"https://orcid.org/0000-0003-1205-8595","affiliations":[{"raw_affiliation_string":"Instituto de Ingener\u00eda El\u00e9ctrica, Universidad de la Rep\u00fablica, Montevideo, Uruguay","institution_ids":["https://openalex.org/I180910786"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2816,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.58917478,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"64","issue":"12","first_page":"3081","last_page":"3091"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7669945359230042},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6960924863815308},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6544766426086426},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.6486684679985046},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6336981058120728},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5707398056983948},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5564753413200378},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5151711702346802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46026235818862915},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.45490938425064087},{"id":"https://openalex.org/keywords/ripple","display_name":"Ripple","score":0.4521782398223877},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.43329310417175293},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39213359355926514},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35539621114730835},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23609700798988342},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.19582587480545044}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7669945359230042},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6960924863815308},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6544766426086426},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.6486684679985046},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6336981058120728},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5707398056983948},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5564753413200378},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5151711702346802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46026235818862915},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.45490938425064087},{"id":"https://openalex.org/C2779599953","wikidata":"https://www.wikidata.org/wiki/Q1776117","display_name":"Ripple","level":3,"score":0.4521782398223877},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.43329310417175293},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39213359355926514},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35539621114730835},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23609700798988342},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.19582587480545044}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2017.2747480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2747480","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:colibri.udelar.edu.uy:20.500.12008/43535","is_oa":true,"landing_page_url":"https://hdl.handle.net/20.500.12008/43535","pdf_url":"https://www.colibri.udelar.edu.uy/jspui/bitstream/20.500.12008/43535/1/VNS17.pdf","source":{"id":"https://openalex.org/S4306402641","display_name":"LA Referencia (Red Federada de Repositorios Institucionales de Publicaciones Cient\u00edficas)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4383465926","host_organization_name":"LA Referencia","host_organization_lineage":["https://openalex.org/I4383465926"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"instacron:Universidad de la Rep\u00fablica","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:colibri.udelar.edu.uy:20.500.12008/43535","is_oa":true,"landing_page_url":"https://hdl.handle.net/20.500.12008/43535","pdf_url":"https://www.colibri.udelar.edu.uy/jspui/bitstream/20.500.12008/43535/1/VNS17.pdf","source":{"id":"https://openalex.org/S4306402641","display_name":"LA Referencia (Red Federada de Repositorios Institucionales de Publicaciones Cient\u00edficas)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4383465926","host_organization_name":"LA Referencia","host_organization_lineage":["https://openalex.org/I4383465926"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"instacron:Universidad de la Rep\u00fablica","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320323603","display_name":"Universidad de la Rep\u00fablica Uruguay","ror":"https://ror.org/030bbe882"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2754261318.pdf","grobid_xml":"https://content.openalex.org/works/W2754261318.grobid-xml"},"referenced_works_count":32,"referenced_works":["https://openalex.org/W1607087355","https://openalex.org/W1967171495","https://openalex.org/W2017216250","https://openalex.org/W2019714160","https://openalex.org/W2037053684","https://openalex.org/W2053073992","https://openalex.org/W2054702097","https://openalex.org/W2060513832","https://openalex.org/W2069345435","https://openalex.org/W2086205576","https://openalex.org/W2087107264","https://openalex.org/W2088481695","https://openalex.org/W2089110496","https://openalex.org/W2094960953","https://openalex.org/W2095816496","https://openalex.org/W2106941563","https://openalex.org/W2111372718","https://openalex.org/W2129127000","https://openalex.org/W2133256259","https://openalex.org/W2138702323","https://openalex.org/W2144289559","https://openalex.org/W2149521191","https://openalex.org/W2166936511","https://openalex.org/W2185598583","https://openalex.org/W2318181542","https://openalex.org/W2580198938","https://openalex.org/W2685029256","https://openalex.org/W4239145761","https://openalex.org/W4239157614","https://openalex.org/W4256485690","https://openalex.org/W6636443590","https://openalex.org/W6672540876"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W1811213809","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411"],"abstract_inverted_index":{"In":[0],"this":[1,49],"paper,":[2],"we":[3,83],"propose":[4],"an":[5],"asymmetrical":[6],"length":[7,95],"biasing":[8,96],"scheme":[9],"to":[10,100,122],"be":[11,57,98],"used":[12],"in":[13,59,63],"advanced":[14],"nanometer":[15],"technologies,":[16],"which":[17],"minimizes":[18],"the":[19,52,86,125],"energy":[20,53,109],"per":[21,54],"operation":[22,55],"consumption":[23],"of":[24,32,38,67,88],"sub/near":[25],"threshold":[26],"digital":[27,111],"CMOS":[28],"circuits.":[29,112],"Simulation":[30],"results":[31,117],"two":[33],"test":[34],"circuits,":[35],"a":[36,41,64,72],"chain":[37],"inverters":[39],"and":[40,76,82,94,108],"ripple":[42],"carry":[43],"adder,":[44],"show":[45,84,115,123],"that":[46,85,124],"by":[47],"using":[48],"sizing":[50],"approach,":[51],"can":[56,97],"reduced":[58],"more":[60],"than":[61],"50%":[62],"wide":[65],"range":[66],"target":[68],"performances.":[69],"We":[70,113],"use":[71],"28-nm":[73],"ultra-thin":[74],"body":[75],"box":[77],"fully":[78],"depleted":[79],"silicon-on-insulator":[80],"technology":[81,120],"combination":[87],"supply":[89],"voltage":[90],"scaling,":[91],"backplane":[92],"biasing,":[93],"combined":[99],"obtain":[101],"extremely":[102],"robust":[103],"(variability":[104],"is":[105,127],"almost":[106],"halved)":[107],"efficient":[110],"also":[114,128],"simulation":[116],"for":[118],"predictive":[119],"models":[121],"technique":[126],"compatible":[129],"with":[130],"conventional":[131],"bulk":[132],"technologies.":[133]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}