{"id":"https://openalex.org/W2754347129","doi":"https://doi.org/10.1109/tcsi.2017.2747087","title":"A 4-Transistor nMOS-Only Logic-Compatible Gain-Cell Embedded DRAM With Over 1.6-ms Retention Time at 700 mV in 28-nm FD-SOI","display_name":"A 4-Transistor nMOS-Only Logic-Compatible Gain-Cell Embedded DRAM With Over 1.6-ms Retention Time at 700 mV in 28-nm FD-SOI","publication_year":2017,"publication_date":"2017-09-13","ids":{"openalex":"https://openalex.org/W2754347129","doi":"https://doi.org/10.1109/tcsi.2017.2747087","mag":"2754347129"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2747087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2747087","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/258140","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034618529","display_name":"Robert Giterman","orcid":"https://orcid.org/0000-0002-1410-4746"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Robert Giterman","raw_affiliation_strings":["Emerging Nanoscaled Integrated Circuits and Systems Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-1410-4746","affiliations":[{"raw_affiliation_string":"Emerging Nanoscaled Integrated Circuits and Systems Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["Emerging Nanoscaled Integrated Circuits and Systems Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Emerging Nanoscaled Integrated Circuits and Systems Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["Telecommunications Circuits Laboratory, Institute of Electrical Engineering, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-7270-5558","affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory, Institute of Electrical Engineering, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["Emerging Nanoscaled Integrated Circuits and Systems Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-8233-4711","affiliations":[{"raw_affiliation_string":"Emerging Nanoscaled Integrated Circuits and Systems Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034618529"],"corresponding_institution_ids":["https://openalex.org/I13955877"],"apc_list":null,"apc_paid":null,"fwci":3.3616,"has_fulltext":false,"cited_by_count":49,"citation_normalized_percentile":{"value":0.92921264,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"65","issue":"4","first_page":"1245","last_page":"1256"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8778864145278931},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6877440810203552},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.6823623180389404},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6471114158630371},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.5912653803825378},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5635400414466858},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47424525022506714},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.44297415018081665},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.43550994992256165},{"id":"https://openalex.org/keywords/retention-time","display_name":"Retention time","score":0.4303207993507385},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42661434412002563},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.422812283039093},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.41180139780044556},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4117826819419861},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3640894889831543},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35413658618927},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2950103282928467},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.27632996439933777},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.1355648636817932},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.09332084655761719},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.06976279616355896}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8778864145278931},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6877440810203552},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.6823623180389404},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6471114158630371},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.5912653803825378},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5635400414466858},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47424525022506714},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.44297415018081665},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.43550994992256165},{"id":"https://openalex.org/C3020018676","wikidata":"https://www.wikidata.org/wiki/Q170050","display_name":"Retention time","level":2,"score":0.4303207993507385},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42661434412002563},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.422812283039093},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.41180139780044556},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4117826819419861},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3640894889831543},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35413658618927},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2950103282928467},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.27632996439933777},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.1355648636817932},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.09332084655761719},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.06976279616355896},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C43617362","wikidata":"https://www.wikidata.org/wiki/Q170050","display_name":"Chromatography","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2017.2747087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2747087","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:258140","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/258140","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"WoS","raw_type":"research article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:258140","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/258140","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"WoS","raw_type":"research article"},"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1619268095","https://openalex.org/W1827639723","https://openalex.org/W1871722508","https://openalex.org/W1971936677","https://openalex.org/W1975907171","https://openalex.org/W1984857720","https://openalex.org/W2002293402","https://openalex.org/W2027009856","https://openalex.org/W2062395401","https://openalex.org/W2070701822","https://openalex.org/W2091764549","https://openalex.org/W2093163564","https://openalex.org/W2097346754","https://openalex.org/W2151481736","https://openalex.org/W2157587823","https://openalex.org/W2161091390","https://openalex.org/W2342496780","https://openalex.org/W2398185263","https://openalex.org/W2493935358","https://openalex.org/W4256485690"],"related_works":["https://openalex.org/W1793154485","https://openalex.org/W2918058197","https://openalex.org/W2143400404","https://openalex.org/W2801267388","https://openalex.org/W2807138148","https://openalex.org/W3162986816","https://openalex.org/W1869904472","https://openalex.org/W2109360204","https://openalex.org/W2123226820","https://openalex.org/W3103819855"],"abstract_inverted_index":{"Gain-cell":[0],"embedded":[1],"DRAM":[2],"(GC-eDRAM)":[3],"is":[4,35,64,105,142],"a":[5,89,98,108,177],"possible":[6],"alternative":[7],"to":[8,67,70,117,151],"traditional":[9],"static":[10],"random":[11],"access":[12],"memories":[13],"(SRAM).":[14],"While":[15],"GC-eDRAM":[16,60,92],"provides":[17],"high-density,":[18],"low-leakage,":[19],"low-voltage,":[20],"and":[21,46,95],"inherent2-ported":[22],"operation,":[23],"its":[24],"limited":[25,69],"retention":[26,136],"time":[27,88,137],"requires":[28],"periodic,":[29],"power-hungry":[30],"refresh":[31],"cycles.":[32],"This":[33],"drawback":[34],"further":[36],"aggravated":[37],"at":[38,138],"scaled":[39],"technologies,":[40,73],"where":[41,74],"increased":[42],"subthreshold":[43],"leakage":[44],"currents":[45],"decreased":[47],"in-cell":[48],"storage":[49],"capacitances":[50],"result":[51],"in":[52,97,121,181],"faster":[53],"data":[54,135],"integrity":[55],"deterioration.":[56],"Therefore,":[57],"integration":[58],"of":[59,163],"within":[61],"modern":[62],"systems":[63],"often":[65],"considered":[66],"be":[68],"mature":[71],"process":[72,100],"these":[75],"phenomena":[76],"are":[77],"less":[78],"detrimental.":[79],"In":[80],"this":[81,152],"paper,":[82],"we":[83],"present":[84],"for":[85],"the":[86,122,164,182],"first":[87],"fully":[90],"functional":[91],"array,":[93],"implemented":[94],"fabricated":[96,128],"28-nm":[99,124],"node.":[101],"The":[102,127,154],"8-kb":[103],"array":[104,159],"based":[106],"on":[107],"novel,":[109],"2-ported,":[110],"4-transistor":[111,156],"NMOS-only":[112],"bitcell":[113],"with":[114],"internal":[115],"feedback":[116],"provide":[118],"efficient":[119],"operation":[120],"target":[123],"FD-SOI":[125],"technology.":[126,153,184],"memory":[129,166],"macro":[130,167],"achieves":[131],"more":[132],"than":[133,145,176],"1.6-ms":[134],"27":[139],"\u00b0C,":[140],"which":[141],"30\u00d7":[143],"longer":[144],"conventional":[146],"gain-cell":[147],"topologies":[148],"when":[149],"applied":[150],"described":[155],"dual-port":[157],"nMOS":[158],"utilizes":[160],"over":[161],"70%":[162],"total":[165],"area,":[168],"while":[169],"retaining":[170],"almost":[171],"30%":[172],"lower":[173],"cell":[174],"area":[175],"single-ported":[178],"6T":[179],"SRAM":[180],"same":[183]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":1}],"updated_date":"2026-05-30T09:04:40.226872","created_date":"2025-10-10T00:00:00"}