{"id":"https://openalex.org/W2727227226","doi":"https://doi.org/10.1109/tcsi.2017.2715899","title":"1.5\u20133.3 GHz, 0.0077 mm2, 7 mW All-Digital Delay-Locked Loop With Dead-Zone Free Phase Detector in $0.13~\\mu \\text{m}$ CMOS","display_name":"1.5\u20133.3 GHz, 0.0077 mm2, 7 mW All-Digital Delay-Locked Loop With Dead-Zone Free Phase Detector in $0.13~\\mu \\text{m}$ CMOS","publication_year":2017,"publication_date":"2017-06-29","ids":{"openalex":"https://openalex.org/W2727227226","doi":"https://doi.org/10.1109/tcsi.2017.2715899","mag":"2727227226"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2715899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2715899","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102016569","display_name":"Erkan Bayram","orcid":"https://orcid.org/0000-0003-2530-0782"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Erkan Bayram","raw_affiliation_strings":["Chair of High Frequency Electronics, RWTH Aachen University, Aachen, Germany"],"raw_orcid":"https://orcid.org/0000-0003-2530-0782","affiliations":[{"raw_affiliation_string":"Chair of High Frequency Electronics, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011295583","display_name":"Ahmed Farouk Aref","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ahmed Farouk Aref","raw_affiliation_strings":["Chair of High Frequency Electronics, RWTH Aachen University, Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of High Frequency Electronics, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113309163","display_name":"Mohamed Saeed","orcid":"https://orcid.org/0000-0002-2750-8520"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mohamed Saeed","raw_affiliation_strings":["Chair of High Frequency Electronics, RWTH Aachen University, Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of High Frequency Electronics, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110240648","display_name":"Renato Negra","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Renato Negra","raw_affiliation_strings":["Chair of High Frequency Electronics, RWTH Aachen University, Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of High Frequency Electronics, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":1.6817,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.84233489,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"65","issue":"1","first_page":"39","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8401319980621338},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6377480030059814},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.6211327314376831},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6127268075942993},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5941498279571533},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.576971709728241},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5353659987449646},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4334373474121094},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4331624507904053},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.26475173234939575},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.220890611410141},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17198991775512695},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12050649523735046}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8401319980621338},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6377480030059814},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.6211327314376831},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6127268075942993},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5941498279571533},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.576971709728241},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5353659987449646},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4334373474121094},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4331624507904053},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.26475173234939575},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.220890611410141},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17198991775512695},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12050649523735046}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2017.2715899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2715899","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:publications.rwth-aachen.de:713139","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/search?p=id:%22RWTH-2018-00940%22","pdf_url":null,"source":{"id":"https://openalex.org/S4306401033","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE transactions on circuits and systems / 1 65(1), 39-50 (2018). doi:10.1109/TCSI.2017.2715899","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1945642058","display_name":null,"funder_award_id":"NE 1877/1-2","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1900581454","https://openalex.org/W1902300415","https://openalex.org/W1964844765","https://openalex.org/W2007235720","https://openalex.org/W2018092108","https://openalex.org/W2039706313","https://openalex.org/W2042364917","https://openalex.org/W2043037338","https://openalex.org/W2044230919","https://openalex.org/W2052293768","https://openalex.org/W2090587626","https://openalex.org/W2097357112","https://openalex.org/W2108537242","https://openalex.org/W2117599119","https://openalex.org/W2138134203","https://openalex.org/W2147912039","https://openalex.org/W2158959564","https://openalex.org/W2161700969","https://openalex.org/W2166433511","https://openalex.org/W2175184221","https://openalex.org/W2277822878","https://openalex.org/W2281903249","https://openalex.org/W2493823165","https://openalex.org/W2547031838"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W98453623","https://openalex.org/W2340624421","https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W2936029881","https://openalex.org/W2096085680","https://openalex.org/W1978946573","https://openalex.org/W2908219865"],"abstract_inverted_index":{"A":[0],"1.5-3.3":[1],"GHz,":[2,156],"7":[3],"mW,":[4],"all-digital":[5],"delay-locked":[6],"loop":[7],"(ADDLL)":[8],"designed":[9],"in":[10,18,76,106,122],"a":[11,32,96],"UMC":[12],"130-nm":[13],"CMOS":[14],"technology":[15],"is":[16,52,104,162],"presented":[17],"this":[19],"paper.":[20],"The":[21,47,73,110,131,137],"proposed":[22,108],"ADDLL":[23],"uses":[24],"the":[25,66,77,89,107,142,159],"modified":[26,81],"successive":[27],"approximation":[28],"register":[29],"to":[30,64,82],"control":[31],"NAND-based":[33],"coarse":[34,114],"delay":[35,50,86,97],"line,":[36],"which":[37],"enables":[38],"wider":[39],"operating":[40],"frequency":[41],"range":[42],"and":[43,91,115,128,144,151,166],"small":[44],"intrinsic":[45],"delay.":[46],"inverter-based":[48],"fine":[49,116],"line":[51],"controlled":[53],"by":[54],"an":[55],"XOR-based":[56],"up/down":[57],"counter":[58],"with":[59],"dead-zone":[60,67],"free":[61],"phase":[62,71,78,126],"detector":[63,79],"overcome":[65],"problem":[68],"of":[69,99,112,124],"conventional":[70],"detectors.":[72],"D-type":[74],"flip-flops":[75],"are":[80,149],"detect":[83],"sub-ps":[84],"level":[85],"difference":[87,127],"between":[88],"input":[90,160],"output":[92,129],"clocks,":[93],"so":[94],"that":[95,141],"resolution":[98],"better":[100],"than":[101],"1":[102],"ps":[103,153,164],"achieved":[105],"design.":[109],"combination":[111],"both":[113],"locking":[117],"processes":[118],"gives":[119],"outstanding":[120],"performance":[121],"terms":[123],"residual":[125],"jitter.":[130],"overall":[132],"design":[133],"occupies":[134],"0.0077":[135],"mm2area.":[136],"experimental":[138],"results":[139],"show":[140],"peak-to-peak":[143,165],"root":[145],"mean":[146],"square":[147],"jitters":[148],"12":[150],"1.629":[152],"at":[154],"3.3":[155],"respectively,":[157],"while":[158],"jitter":[161],"2.6":[163],"612":[167],"fs":[168],"rms.":[169]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}