{"id":"https://openalex.org/W2626971630","doi":"https://doi.org/10.1109/tcsi.2017.2712066","title":"An 11-Bit 250-nW 10-kS/s SAR ADC With Doubled Input Range for Biomedical Applications","display_name":"An 11-Bit 250-nW 10-kS/s SAR ADC With Doubled Input Range for Biomedical Applications","publication_year":2017,"publication_date":"2017-06-16","ids":{"openalex":"https://openalex.org/W2626971630","doi":"https://doi.org/10.1109/tcsi.2017.2712066","mag":"2626971630"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2712066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2712066","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078139300","display_name":"Mahmoud Sadollahi","orcid":"https://orcid.org/0000-0002-1025-9679"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahmoud Sadollahi","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-1025-9679","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018272165","display_name":"Koichi Hamashita","orcid":null},"institutions":[{"id":"https://openalex.org/I4210102907","display_name":"Asahi Kasei (Japan)","ror":"https://ror.org/018wp0236","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210102907"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koichi Hamashita","raw_affiliation_strings":["Asahi Kasei Microdevices Corporation, Atsugi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Asahi Kasei Microdevices Corporation, Atsugi, Japan","institution_ids":["https://openalex.org/I4210102907"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043496250","display_name":"Kazuki Sobue","orcid":"https://orcid.org/0000-0002-4796-0725"},"institutions":[{"id":"https://openalex.org/I4210102907","display_name":"Asahi Kasei (Japan)","ror":"https://ror.org/018wp0236","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210102907"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuki Sobue","raw_affiliation_strings":["Asahi Kasei Microdevices Corporation, Atsugi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Asahi Kasei Microdevices Corporation, Atsugi, Japan","institution_ids":["https://openalex.org/I4210102907"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045933551","display_name":"G\u00e1bor C. Temes","orcid":"https://orcid.org/0000-0002-0617-4875"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gabor C. Temes","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.567,"has_fulltext":false,"cited_by_count":61,"citation_normalized_percentile":{"value":0.93208994,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"65","issue":"1","first_page":"61","last_page":"73"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.8157297372817993},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.8045485615730286},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6134817004203796},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.5766965746879578},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5452771782875061},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5435265898704529},{"id":"https://openalex.org/keywords/voltage-reference","display_name":"Voltage reference","score":0.5304664373397827},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46835842728614807},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.44715356826782227},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41145193576812744},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37152066826820374},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2824367880821228},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1750505566596985}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.8157297372817993},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.8045485615730286},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6134817004203796},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5766965746879578},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5452771782875061},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5435265898704529},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.5304664373397827},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46835842728614807},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.44715356826782227},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41145193576812744},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37152066826820374},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2824367880821228},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1750505566596985},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2017.2712066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2712066","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1481844782","https://openalex.org/W1566916904","https://openalex.org/W1576745355","https://openalex.org/W1976274808","https://openalex.org/W1978004638","https://openalex.org/W1980893811","https://openalex.org/W1995721620","https://openalex.org/W1997379654","https://openalex.org/W2019706806","https://openalex.org/W2038370925","https://openalex.org/W2050902520","https://openalex.org/W2060709554","https://openalex.org/W2073537459","https://openalex.org/W2087698376","https://openalex.org/W2095089117","https://openalex.org/W2096069978","https://openalex.org/W2098175786","https://openalex.org/W2101004723","https://openalex.org/W2108619270","https://openalex.org/W2118814875","https://openalex.org/W2125521827","https://openalex.org/W2130155650","https://openalex.org/W2132406028","https://openalex.org/W2144962250","https://openalex.org/W2152776190","https://openalex.org/W2154979280","https://openalex.org/W2163359472","https://openalex.org/W2164251692","https://openalex.org/W2164819109","https://openalex.org/W2176562119","https://openalex.org/W2246628270","https://openalex.org/W2247089980","https://openalex.org/W2291483892","https://openalex.org/W2334587778","https://openalex.org/W2490203154","https://openalex.org/W2552852934","https://openalex.org/W4206315045","https://openalex.org/W4285719527","https://openalex.org/W6643998933","https://openalex.org/W6645543914"],"related_works":["https://openalex.org/W1980264953","https://openalex.org/W1972059324","https://openalex.org/W2138923007","https://openalex.org/W2077852885","https://openalex.org/W4220980193","https://openalex.org/W3023459080","https://openalex.org/W3001015923","https://openalex.org/W4386192325","https://openalex.org/W1561253851","https://openalex.org/W2757305078"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,49],"low-power,":[4],"area-efficient":[5],"11-b":[6],"single-ended":[7,50],"successive-approximation-register":[8],"(SAR)":[9],"analog-todigital":[10],"converter":[11],"(ADC)":[12],"targeted":[13],"for":[14,82],"biomedical":[15],"applications.":[16],"The":[17,30,38,61,91,101,122],"design":[18],"features":[19],"an":[20,25,86],"energy-efficient":[21],"switching":[22],"technique":[23],"with":[24,85],"error":[26],"cancelling":[27],"capacitor":[28,57],"network.":[29],"input":[31,67],"range":[32],"is":[33,45],"twice":[34],"the":[35,42,55,59,66,108,113,118],"reference":[36,73],"voltage.":[37,74,132],"ADC's":[39],"loading":[40],"of":[41,65],"previous":[43],"stage":[44],"reduced":[46],"by":[47,53],"using":[48],"structure,":[51],"and":[52,117],"eliminating":[54],"largest":[56],"in":[58,80,95],"array.":[60],"common":[62],"mode":[63],"voltage":[64],"signal":[68],"can":[69],"be":[70],"used":[71],"as":[72],"All":[75],"building":[76],"blocks":[77],"were":[78],"designed":[79],"subthreshold":[81],"power":[83,124],"efficiency,":[84],"asynchronous":[87],"self-controlled":[88],"SAR":[89],"logic.":[90],"ADC":[92],"was":[93,105,110,126],"fabricated":[94],"0.18":[96],"-\u03bcm":[97],"CMOS":[98],"2P4M":[99],"process.":[100],"measured":[102],"peak":[103],"SNDR":[104],"60.5":[106],"dB,":[107,112],"SFDR":[109],"72":[111],"DNL":[114],"+0.6/-0.37":[115],"LSB,":[116],"INL":[119],"+0.94/-0.89":[120],"LSB.":[121],"total":[123],"consumption":[125],"250":[127],"nW":[128],"from":[129],"0.75-V":[130],"supply":[131]},"counts_by_year":[{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":12},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}