{"id":"https://openalex.org/W2659585261","doi":"https://doi.org/10.1109/tcsi.2017.2705053","title":"Ultra-Sub-Threshold Operation of Always-On Digital Circuits for IoT Applications by Use of Schmitt Trigger Gates","display_name":"Ultra-Sub-Threshold Operation of Always-On Digital Circuits for IoT Applications by Use of Schmitt Trigger Gates","publication_year":2017,"publication_date":"2017-06-22","ids":{"openalex":"https://openalex.org/W2659585261","doi":"https://doi.org/10.1109/tcsi.2017.2705053","mag":"2659585261"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2705053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2705053","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081263472","display_name":"Niklas Lotze","orcid":"https://orcid.org/0000-0002-8021-1427"},"institutions":[{"id":"https://openalex.org/I188880306","display_name":"Sick (Germany)","ror":"https://ror.org/05hjs5k87","country_code":"DE","type":"company","lineage":["https://openalex.org/I188880306"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Niklas Lotze","raw_affiliation_strings":["Sick AG, Waldkirch, Germany"],"raw_orcid":"https://orcid.org/0000-0002-8021-1427","affiliations":[{"raw_affiliation_string":"Sick AG, Waldkirch, Germany","institution_ids":["https://openalex.org/I188880306"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052080512","display_name":"Yiannos Manoli","orcid":"https://orcid.org/0000-0003-2805-0539"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]},{"id":"https://openalex.org/I4210119362","display_name":"Hahn-Schickard-Gesellschaft f\u00fcr angewandte Forschung","ror":"https://ror.org/02reezy47","country_code":"DE","type":"nonprofit","lineage":["https://openalex.org/I4210119362"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yiannos Manoli","raw_affiliation_strings":["Fritz Huettinger Chair of Microelectronics, University of Freiburg, Freiburg, Germany","Hahn-Schickard-Gesellschaft Institute of Micromachining and Information Technology, Villingen-Schwenningen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fritz Huettinger Chair of Microelectronics, University of Freiburg, Freiburg, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Hahn-Schickard-Gesellschaft Institute of Micromachining and Information Technology, Villingen-Schwenningen, Germany","institution_ids":["https://openalex.org/I4210119362"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7776,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.91049185,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"64","issue":"11","first_page":"2920","last_page":"2933"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schmitt-trigger","display_name":"Schmitt trigger","score":0.7344308495521545},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6391546726226807},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6307495832443237},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6180641055107117},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.5735188722610474},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5564948916435242},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5414071679115295},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5367552042007446},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.49487417936325073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4790309965610504},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.47141405940055847},{"id":"https://openalex.org/keywords/voltage-reduction","display_name":"Voltage reduction","score":0.43860718607902527},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43853065371513367},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.41798335313796997},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4164508283138275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30448663234710693},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14134368300437927}],"concepts":[{"id":"https://openalex.org/C90201813","wikidata":"https://www.wikidata.org/wiki/Q202957","display_name":"Schmitt trigger","level":3,"score":0.7344308495521545},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6391546726226807},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6307495832443237},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6180641055107117},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.5735188722610474},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5564948916435242},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5414071679115295},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5367552042007446},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.49487417936325073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4790309965610504},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.47141405940055847},{"id":"https://openalex.org/C2780745134","wikidata":"https://www.wikidata.org/wiki/Q7940751","display_name":"Voltage reduction","level":3,"score":0.43860718607902527},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43853065371513367},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.41798335313796997},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4164508283138275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30448663234710693},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14134368300437927},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2017.2705053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2705053","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W653285986","https://openalex.org/W1670085780","https://openalex.org/W1967171495","https://openalex.org/W1973359205","https://openalex.org/W1973794041","https://openalex.org/W1974982221","https://openalex.org/W1994634168","https://openalex.org/W2017216250","https://openalex.org/W2057334963","https://openalex.org/W2057899754","https://openalex.org/W2060406996","https://openalex.org/W2080895310","https://openalex.org/W2085651287","https://openalex.org/W2087107264","https://openalex.org/W2091345750","https://openalex.org/W2095816496","https://openalex.org/W2102109582","https://openalex.org/W2106339466","https://openalex.org/W2111619626","https://openalex.org/W2113375885","https://openalex.org/W2114623221","https://openalex.org/W2119046642","https://openalex.org/W2119935308","https://openalex.org/W2122309939","https://openalex.org/W2127290348","https://openalex.org/W2128748528","https://openalex.org/W2131833150","https://openalex.org/W2133256259","https://openalex.org/W2137041830","https://openalex.org/W2140823559","https://openalex.org/W2159497348","https://openalex.org/W2161380844","https://openalex.org/W2165937465","https://openalex.org/W2167586593","https://openalex.org/W2410179789","https://openalex.org/W2537021598","https://openalex.org/W2602956630","https://openalex.org/W3147809611","https://openalex.org/W4237030520","https://openalex.org/W4243164749","https://openalex.org/W6670959160","https://openalex.org/W6671447578","https://openalex.org/W6677728700","https://openalex.org/W6683473956","https://openalex.org/W6736178439"],"related_works":["https://openalex.org/W4293869128","https://openalex.org/W2171566066","https://openalex.org/W2114346412","https://openalex.org/W2100080062","https://openalex.org/W2580743037","https://openalex.org/W6024065","https://openalex.org/W2178512053","https://openalex.org/W24944685","https://openalex.org/W2659585261","https://openalex.org/W2350960814"],"abstract_inverted_index":{"Supply-voltage":[0],"reduction":[1,114],"in":[2,100,141,150],"digital":[3,79,98],"circuits":[4,99,152],"beyond":[5],"the":[6,74,84,89,108,116,121,124,160,183,210,223,228],"minimum":[7,212,230],"energy":[8],"per":[9],"operation":[10,69,96,164],"point":[11],"is":[12,58,62,130,166,180,216,233,242],"advantageous":[13],"for":[14,31,68,95,162,182,209],"supply-voltage-constrained":[15],"applications":[16],"and":[17,123,165,197,247],"can":[18],"help":[19],"to":[20,93,107,126,174,193,238,250],"considerably":[21],"reduce":[22],"standby":[23],"power":[24],"consumption.":[25],"Schmitt":[26],"trigger":[27],"(ST)":[28],"logic":[29,57,66,134,140],"allows":[30,67],"ultra-low":[32],"voltage":[33,102,113,156,232],"(ULV)":[34],"operation;":[35],"hardware":[36],"implementations":[37],"with":[38,191,204,236,248],"supply":[39,71,112,155,213,231],"voltages":[40,72],"as":[41,43],"low":[42],"62mV":[44],"have":[45],"been":[46],"demonstrated.":[47],"In":[48],"this":[49,101,240],"paper,":[50],"a":[51,171],"systematic":[52,172],"in-depth":[53],"analysis":[54],"of":[55,77,86,97,111,120,143,177],"ST":[56,65,133,151,178,186,219],"presented.":[59],"First,":[60],"it":[61,215],"shown":[63,131,217],"that":[64,132,148,218],"at":[70,153,243,252],"below":[73],"ultimate":[75,109],"limit":[76,110,159,241],"standard":[78,138,205],"CMOS":[80,139,206],"circuits,":[81],"making":[82],"it-to":[83],"best":[85],"our":[87],"knowledge-":[88],"only":[90],"approach":[91,173],"proposed":[92],"date":[94],"region.":[103],"The":[104,146],"factors":[105],"critical":[106],"are":[115,200,222],"ON-to-OFF":[117],"current":[118],"ratio":[119],"transistors":[122],"susceptibility":[125],"global":[127],"variability.":[128],"It":[129],"provides":[135],"improvements":[136],"over":[137],"both":[142],"these":[144],"aspects.":[145],"hysteresis":[147],"occurs":[149],"nominal":[154],"could":[157],"potentially":[158],"applicability":[161],"ULV":[163],"therefore":[167],"carefully":[168,201],"investigated.":[169],"Furthermore,":[170],"optimum":[175],"sizing":[176],"gates":[179,187,207],"presented":[181],"first":[184],"time.":[185],"exhibit":[188],"inherent":[189],"overheads":[190],"respect":[192,237,249],"gate":[194],"area,":[195,239],"delay,":[196],"leakage,":[198],"which":[199],"evaluated.":[202],"Compared":[203],"designed":[208],"same":[211],"voltage,":[214],"gates,":[220],"nevertheless,":[221],"most":[224],"efficient":[225],"solution":[226],"if":[227],"target":[229],"sufficiently":[234],"low:":[235],"VDD":[244,253],"110":[245],"mV":[246],"power/delay":[251],"\u2248":[254],"75":[255],"mV.":[256]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}