{"id":"https://openalex.org/W2602904621","doi":"https://doi.org/10.1109/tcsi.2017.2685634","title":"SRAM Operational Mismatch Corner Model for Efficient Circuit Design and Yield Analysis","display_name":"SRAM Operational Mismatch Corner Model for Efficient Circuit Design and Yield Analysis","publication_year":2017,"publication_date":"2017-03-30","ids":{"openalex":"https://openalex.org/W2602904621","doi":"https://doi.org/10.1109/tcsi.2017.2685634","mag":"2602904621"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2685634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2685634","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066759620","display_name":"Tae Hoon Choi","orcid":"https://orcid.org/0000-0003-2945-0323"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]},{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Tae Hoon Choi","raw_affiliation_strings":["Samsung Electronics Co., Ltd., Yongin-si, South Korea","School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electronics Co., Ltd., Yongin-si, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108522065","display_name":"Hanwool Jeong","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hanwool Jeong","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109509787","display_name":"Younghwi Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Younghwi Yang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101793550","display_name":"Juhyun Park","orcid":"https://orcid.org/0000-0003-4631-442X"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Juhyun Park","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037010076","display_name":"Seong\u2010Ook Jung","orcid":"https://orcid.org/0000-0003-0757-2581"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seong-Ook Jung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-0757-2581","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5848,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.68954693,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"64","issue":"8","first_page":"2063","last_page":"2072"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9255847334861755},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.7476531863212585},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.6437064409255981},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5320255160331726},{"id":"https://openalex.org/keywords/importance-sampling","display_name":"Importance sampling","score":0.5095201134681702},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.4964600205421448},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4915240705013275},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.45121267437934875},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41728609800338745},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37234359979629517},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3578232526779175},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.314574271440506},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2448767125606537},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.22764956951141357},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2220667004585266},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1931239366531372},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10111254453659058},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07636719942092896}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9255847334861755},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.7476531863212585},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.6437064409255981},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5320255160331726},{"id":"https://openalex.org/C52740198","wikidata":"https://www.wikidata.org/wiki/Q1539564","display_name":"Importance sampling","level":3,"score":0.5095201134681702},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.4964600205421448},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4915240705013275},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.45121267437934875},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41728609800338745},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37234359979629517},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3578232526779175},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.314574271440506},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2448767125606537},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.22764956951141357},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2220667004585266},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1931239366531372},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10111254453659058},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07636719942092896},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2017.2685634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2685634","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W167500274","https://openalex.org/W602840211","https://openalex.org/W1519877492","https://openalex.org/W1595977007","https://openalex.org/W1966797259","https://openalex.org/W1966959553","https://openalex.org/W1988698377","https://openalex.org/W2002612140","https://openalex.org/W2015446620","https://openalex.org/W2036645499","https://openalex.org/W2063006450","https://openalex.org/W2075221456","https://openalex.org/W2120353978","https://openalex.org/W2140823559","https://openalex.org/W2141001531","https://openalex.org/W2154477062","https://openalex.org/W2155153274","https://openalex.org/W2171230020","https://openalex.org/W2172173999","https://openalex.org/W2172203429","https://openalex.org/W2172215492","https://openalex.org/W2978658738","https://openalex.org/W3021663461","https://openalex.org/W3139804307","https://openalex.org/W4231296481","https://openalex.org/W6631197501"],"related_works":["https://openalex.org/W2777249922","https://openalex.org/W2470589840","https://openalex.org/W4294734199","https://openalex.org/W3036290379","https://openalex.org/W3149402879","https://openalex.org/W2015446620","https://openalex.org/W2138946547","https://openalex.org/W1980147245","https://openalex.org/W4256012597","https://openalex.org/W2057920591"],"abstract_inverted_index":{"A":[0],"static":[1],"random":[2],"access":[3],"memory":[4],"(SRAM)":[5],"operational":[6],"mismatch":[7,43],"(SOMM)":[8],"corner":[9,27,34,87],"model":[10,28,35,88],"and":[11,20,63],"a":[12],"methodology":[13,130],"to":[14],"efficiently":[15],"estimate":[16],"the":[17,25,38,41,48,56,64,71,84,91,95,100,105,115,124,128,134,146,162],"SRAM":[18,50,65,101,106],"read":[19,51,77],"write":[21,53,79],"stability":[22],"yield":[23,66,107,125,135],"with":[24,108,114,133,139],"SOMM":[26,33,86],"are":[29],"proposed.":[30],"The":[31],"proposed":[32,85,129],"effectively":[36],"finds":[37],"combination":[39],"of":[40,158],"transistor":[42],"in":[44,55,90],"SRAM,":[45],"which":[46,76,154],"represents":[47],"worst":[49],"or":[52,78],"operation":[54,80],"given":[57],"probabilistic":[58,73],"distance":[59,74],"(e.g.,":[60],"six":[61],"sigma),":[62],"can":[67,98],"be":[68],"estimated":[69,126],"from":[70],"smallest":[72],"at":[75],"failure":[81],"occurs.":[82],"With":[83],"implemented":[89],"process":[92],"design":[93,102],"kit,":[94],"circuit":[96],"designers":[97],"optimize":[99],"by":[103,127,136],"estimating":[104],"significantly":[109],"fewer":[110],"computational":[111],"resources,":[112],"compared":[113],"previous":[116],"Monte":[117,137],"Carlo-based":[118],"methodologies.":[119],"Numerical":[120],"experiments":[121],"show":[122],"that":[123],"matches":[131],"well":[132],"Carlo":[138],"importance":[140,164],"sampling":[141,165],"(error":[142],"<;":[143],"0.1":[144],"sigma);":[145],"simulation":[147],"time":[148],"takes":[149],"less":[150],"than":[151],"1":[152],"min,":[153],"is":[155],"three":[156],"orders":[157],"magnitude":[159],"speedup":[160],"over":[161],"conventional":[163],"methods.":[166]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}